68HC11 Programmer's Reference Manual

Phillip Musumeci p.musumeci@ieee.org

> November 1999 Version 1.7

Credits

- Engineer proofreading: Dr. Barbara La Scala;
- Cross Assembler for 68HC11: Motorola;
- University of Wollongong F1 system: Pete Dunster; and
- Many different public domain software tools: many helpful users.

References

- 1. Gene H. Miller, "Microcomputer Engineering", Prentice Hall, Englewood Cliffs, NJ 07632, 1993. ISBN 0-13-584475-4.
- 2. Motorola, "HC11 M68HC11 Reference Manual", Part number M68HC11RM/AD.
- 3. Frederick F. Driscoll, Robert F. Coughlin, Robert S. Villanucci, "Data acquisition and process control with the M68HC11 micro-controller", Merrill/Macmillan International, 1994. ISBN 002330555X
- 4. Joseph L. Jones and Anita M. Flynn, "Mobile Robots: Inspiration to Implementation", A.K. Peters, Wellesley, Massachusetts, 1993. ISBN 1-56881-011-3.
- 5. P. Dunster, "F1 System Reference Manual", held in file F1V11DOC.PS in the archive ftp://mirriwinni.cse.rmit.edu.au/pub/UoW/f1v11doc.zip
- 6. P. Musumeci, "Introduction to Microprocessor Systems", lecture notes and data packs are available from http://mirriwinni.cse.rmit.edu.au/~phillip/intro2up

Notes

- The latest release of this manual (PDF) is available from http://mirriwinni.cse.rmit.edu.au/~phillip/intro2up.
- This document was prepared using the teTeX distribution of LaTeX¹, dvips, and xdvi. The diagrams were processed using the graphicx and pdftex packages of LaTeX, and the ps2pdf utility from ghostscript. The language aware editor xemacs was used to prepare input text before checking with ispell. A (Free)BSD computing environment has been employed.

Feedback

• Please email reports of errors in this document or suggestions for its improvement to p.musumeci@ieee.org.

© Phillip Musumeci, November 1999

¹Feel the power of LATEX.

Contents

| 1 | Intr | oduction |
|---|----------------|---|
| | 1.1 | Tools |
| | 1.2 | Command Entry |
| | 1.3 | Program preparation |
| | 1.4 | Setting up your assembly language tools |
| | | 1.4.1 Cross assembler — DOS |
| | | 1.4.2 Cross assembler — UNIX |
| 2 | Soft | sware development cycle |
| | 2.1 | Understand the problem |
| | 2.2 | Plan Structure of Program |
| | 2.3 | Data Structures |
| | 2.4 | Coding |
| | 2.5 | Assembling |
| | 2.6 | Downloading |
| | 2.7 | Target Machine Memory Map |
| 3 | Obj | ect File Downloading |
| | 3.1 | $System = HC11 board + PC/DOS + kermit \dots \dots$ |
| | | 3.1.1 Procedure |
| | 3.2 | $System = HC11 board + PC/DOS + procomm \dots $ |
| | | 3.2.1 Procedure |
| | 3.3 | System = HC11 board + FreeBSD + X-windows + kermit |
| | 3.4 | Troubleshooting |
| 4 | \mathbf{Ass} | embler directives 14 |
| | 4.1 | Setting the Program Location Counter |
| | | 4.1.1 ORG — SET PROGRAM LOCATION COUNTER |
| | 4.2 | Setting Symbol and Label Values |
| | | 4.2.1 EQU — EQUATE SYMBOL TO A VALUE |
| | 4.3 | Memory Allocation |
| | | 4.3.1 RMB — RESERVE MEMORY BYTES |
| | | 4.3.2 FCC — FORM CONSTANT CHARACTER STRING |
| | | 4.3.3 FCB — FORM CONSTANT BYTE |
| | | 4.3.4 FDB — FORM DOUBLE BYTE CONSTANT |
| | | 4.3.5 FILL — FILL MEMORY |
| | | 4.3.6 BSZ — BLOCK STORAGE OF ZEROS |
| | | 4.3.7 ZMB — ZERO MEMORY BYTES (same as BSZ) |
| | 4.4 | Addressing Modes |
| | . = | 4.4.1 Register |
| | | 4.4.2 Zero Page and Absolute Addressing |

| | 4.4.3 Immediate | 17 18 18 19 |
|------------------|--|--|
| 5 | Assembler listing file format | 20 |
| \mathbf{A} | 68HC11 CPU Registers | 22 |
| В | 68HC11 Instruction Set | 23 |
| \mathbf{C} | 68HC11 Vectors C.1 Jump Vectors | 27 28 32 |
| D | Monitor Symbol Definitions D.1 F1 symbols | 35 |
| ${f E}$ | Makefile Example | 39 |
| \mathbf{F} | Real-Time Interrupt Example | 40 |
| G | Miscellaneous Information G.1 RESET Bootup Code in BUFFALO G.1.1 EVBU and BUFFALO G.1.2 F1 and RMIT/CSE BUFFALO G.2 Recovering from BULKALL with RMIT/CSE BUFFALO G.3 Enabling TRACE in BUFFALO G.4 Setting A/D voltage range G.5 Mode setting for expanded mode G.6 Summary of Port Signals used by BUFFALO | 43 43 43 43 43 43 44 44 |
| Н | 68HC11 Net Resources | 45 |
| Ι | 68HC11 Overview | 46 |
| $\mathbf{L}^{:}$ | ist of Tables | |
| | 1 68HC11F1 system memory map | 3 |

1 Introduction

There are a large number of 68HC11 devices and 68HC11 development systems available. It is possible for this generous choice to make initial use of a system confusing but fortunately, most of the low cost systems make use of the same monitor program, BUFFALO, which means that the programmer is presented with a common interface to the system and can make use of a common set of subroutine routines in the on-board BUFFALO ROM. Another characteristic of the 68HC11 family of devices, that they contain the same core set of internal peripherals, means users are presented with a fairly uniform piece of hardware to work with so confusion is avoided. Note that some recent devices now provide additional internal peripherals or have more flexible input/output ports.

This document provides useful information for assembly language programmers who are just beginning to use a 68HC11-based μ processor system. Code assembly and downloading of object files is described for both UNIX and PC based software development environments, and a summary of assembler directives is provided. Appendices include a table of 68HC11 CPU instructions and a summary of important BUFFALO subroutine entry points and vectors. Where appropriate, specific information for the Motorola Universal Evaluation Board (EVBU) system and the University of Wollongong F1 system is given.

The Motorola EVBU system supports a number of MC68HC11 variants including A8, E9, and 711E9 on a small PCB with a small prototyping area. These MC68HC11s have 512 bytes of EEPROM and 256 (A8) or 512 (E9,711E9) bytes of RAM. The A8 and E9 devices usually contain BUFFALO in ROM while the 711E9 contains EPROM that the user may program. Recently, the E series devices have had versions with larger EEPROM available, e.g. the 811E2 has 2K of EEPROM, while the A8 is no longer manufactured. The EVBU has an RS232 interface and a real time clock chip (MC68HC68T1) that is connected to the CPU via the serial peripheral bus.

The Wollongong F1 system uses the MC68HC11F1FN device which contains similar internal peripherals to the A8 and E9 devices and the same amount of EEPROM but it has 0K bytes of internal ROM and 1K bytes of internal RAM. In this system, BUFFALO (and any other desired firmware) is stored in an external 32K EPROM. The board can also hold a 32K RAM device so tasks requiring additional storage are feasible. Much of the design of the system is in the public domain to assist the micro-controller enthusiast and the reference manual includes the complete circuit diagram and describes operation and construction of the CPU board plus the various configuration options (memory devices supported, etc). A list of part suppliers is included, with Australian and U.S.A. sources available for the (very) economical CPU PCB, a motor controller interface PCB, and a keypad and LCD module interface PCB. The various PCBs are relatively small and stack together in a compact manner suitable for mobile robot experiments. C language programming is also supported. Note that the F1 variant of the 68HC11 is available with clock frequencies of 8MHz (MC68HC11F1FN), 12MHz (MC68HC11F1FN3) and 16MHz (MC68HC11F1FN4) allowing a system "E" bus clock of 2MHz, 3MHz, and 4MHz respectively. Further details on this system may be obtained from the following sources:

- http://mirriwinni.cse.rmit.edu.au/~phillip/f1
- http://mirriwinni.cse.rmit.edu.au/~f1
- ftp://mirriwinni.cse.rmit.edu.au/pub/UoW

1.1 Tools

Many public domain tools exist for 68HC11 programmers, including:

- a 68HC11 assembler, as11, from Motorola;
- a number of 68HC11 simulators, sim68hc11 by ted@nmsu.edu and SIM68 by P. J. Fisch;
- macro processors such as GNU m4 and GNU C cpp; and
- C language support such as ICn a native C (subset) compiler (beta), and GNU gcc 68HC11 port (no floats) by Otto Lind (otto@coactive.com).

Note that the as11 assembler and m4 macro processor are available for PC hosts (executables) and UNIX hosts (source distribution).

Section H lists internet sites from where the various tools may be obtained. In particular, the ftp site ftp://mirriwinni.cse.rmit.edu.au/pub/uP/68HC11.local holds:

- zip archive files with names ending in .ZIP (uppercase) which contain copies of the tools for PC hosts;
- files symbols.e9, symbols.f1w, symbols.f1p, and vectors which list symbols and vectors for various 68HC11 systems;
- directory Sources which contains assembly language program examples, including file
 memtest which is a basic memory test utility adapted from a Motorola 6800 monitor
 (the instructions for use are at the beginning of the source file);
- directory 68HC11_User_Manual_Examples which contains some assembly language program examples distributed with the Motorola 68HC11 Reference Manual;
- directory buffalo-source which contains archives of the assembly language source and hex files for various versions of the BUFFALO monitor program; and
- gzip-compressed tar archive file Motorola-8bit-asm-v2.09.tar.gz which is the source for the cross assembler.

A number of very economical tools are available for 68HC11 programmers, including:

• the HITECH integrated development systems — see http://www.hitech.com.au;

• the ImageCraft C compiler (ICC), which runs under DOS and OS/2, provides a documented near ANSI C compiler, assembler, linker, and librarian; and the Dunfield Development Systems integrated development environment for the 68HC11 — for details, see file

ftp://mirriwinni.cse.rmit.edu.au/pub/uP/FAQ/Microcontroller-primer+faq.

1.2 Command Entry

In the information that follows, \leftarrow means to press the "Return" key to enter a command line of text. A control key such as control_e (where you hold the control key down while typing the e key) will be represented as **C-e**. As typing **C-m** is equivalent to typing \leftarrow , we may also say **C-m** to indicate command entry.

1.3 Program preparation

You will be using a DOS or UNIX host to develop software for your 68HC11 system. This *host* computer will supply you with tools such as an editor and assembler (described shortly), and is quite separate to the *target* system with its 68HC11 CPU. Such an environment is called a cross development environment because the two computers, the host and the target, are different (in this case, they have different CPUs). When you are developing software and testing it on a real system, you will have to perform the following tasks:

- 1. Enter your program as *source code* on the development host using a plain text editor to create a *source file* the source code is where you describe (or prescribe) the data storage and processor operations unique to your program for the target system;
- 2. Cross assemble the source file on the host to produce an *object file* and an optional *listing file* the listing file displays a merged representation of the source code (written by you) and the binary codes (which are meant for the target CPU), and the object file is a complete image of the required contents of the target system's memory (data and instructions) that must eventually be transferred to the target CPU before it may execute your program;
- 3. Download the object file this is the process whereby the object file is transferred from the host system into the target system's memory; and
- 4. Run your program this is where you get to run your program on the target system, possibly making use of program trace or single stepping execution.

It is possible to think of these stages from the view point of more "traditional" software development — stage 2 is similar to running a compiler, stage 3 is similar to loading the program into memory, and stage 4 is equivalent to dropping the start flag² on the CPU.

²In this document, we will attempt to highlight the F1's position at the high speed, Grand Prix end of 68HC11 micro-controller operation — the higher performance being partially due to the higher clock speeds that are more easily accommodated without a multiplexed external memory system.

1.4 Setting up your assembly language tools

1.4.1 Cross assembler — DOS

For DOS systems, the cross assembler is available in executable form. You must obtain a copy of the cross assembler AS11.EXE and install it in a directory in your DOS PATH or the directory where you intend to do your 68HC11 work. Obtain a copy of the zip archive ftp://mirriwinni.cse.rmit.edu.au/pub/uP/68HC11.local/DOS-6811.ZIP.

An alternative archive with a newer version of the assembler is also available in archive ftp://mirriwinni.cse.rmit.edu.au/pub/uP/68HC11.local/DOS-HC11.ZIP but little work with this version has been done here. If you do not already have a tool for extracting files from zip archives, take a copy of

ftp://mirriwinni.cse.rmit.edu.au/pub/uP/68HC11.local/unzip.exe. You can install the assembler via commands such as:

cd \
mkdir 68hc11
cd 68hc11
a:\unzip a:\DOS-6811

where I have assumed that you have a copy of DOS-6811.ZIP and unzip.exe in the top directory of drive A:. Before using as11, don't forget to modify your autoexec.bat system initialisation batch file so that directory 68hc11 is included in PATH if you intend to do 68HC11 work in a different directory.

1.4.2 Cross assembler — UNIX

For a UNIX system, you will usually have to compile your assembler. Take a copy of the gzip compressed tar archive Motorola-8bit-asm-v2.09.tar.gz from ftp://mirriwinni.cse.rmit.edu.au/pub/uP/68HC11.local/ and extract the source files and compile via

```
gnutar xzvf Motorola-8bit-asm-v2.09.tar
cd asm-v2.09
make as11
```

Inspect the Makefile to see the cross assemblers that can be made for other 8bit Motorola CPUs. This set of cross assemblers is known to compile with GNU C on SunOS-4 SPARC and FreeBSD Intel systems. The executable as11 should be installed in a standard place or where you keep your executables. One way to test the assembler would be to obtain a copy of BUFFALO and assemble it, and then compare outputs — source and related files are available from http://mirriwinni.cse.rmit.edu.au/~phillip/f1.

2 Software development cycle

2.1 Understand the problem

What is it you need to do? Identify the data inputs and data outputs that your program will have. If you are controlling hardware (or interfacing to peripherals etc), make a note to consider having a separate initialisation stage and data processing stage in your program. Search the list³ of subroutines available in BUFFALO that is included in Section C — maybe there are code fragments here that you can simply use. Are similar problems solved by any of the code examples stored on the anonymous ftp sites (see Section H) or included in the texts. Have a look!

2.2 Plan Structure of Program

Plan the program at a high level using a flowchart, pseudo-code or your favourite high level language. It is important to understand the "big picture" and be able to describe what you need to do. Only *after* you know the "big picture" should you even *think* about writing code!

One way to break up a complex task into smaller more manageable parts is to use subroutines — if subroutines are being used, such as your own and/or some of those in BUFFALO, state what the necessary input parameters are, what the output values returned are, and note any side effects such as CPU registers or memory locations that are modified.

Don't be afraid to go over what you have done so far and check that it makes sense — question how you divided the overall task up into smaller, more manageable parts. Are the loop structures appropriate? You can have a loop continuation test ahead of the main body of the loop like in a while do construct or a for(;;) construct, or you can have the loop continuation test at the end of loop like in a repeat until construct, etc. Of course, in machine language, you can have as many loop exits anywhere you like so long as Nicklaus Wirth⁴ never finds out!

2.3 Data Structures

Design the data representation and storage. Consider issues such as: whether variables can be represented as single or double byte quantities or is a different data *type* appropriate; what is the best form of data *structure* to use e.g. arrays, EOT terminated character strings, a stack mechanism or a queue, etc.

If you plan to use subroutines, choose the format of the data exchanged between the various sections of code (e.g. a data element on a stack or perhaps a global variable, etc).

³Also available as file ftp://mirriwinni.cse.rmit.edu.au/pub/uP/68HC11.local/vectors.

⁴Author of "PASCAL User Manual and Report" and "Programming in Modula-2".

2.4 Coding

Start filling in the details by writing code for the algorithm(s) and program structure that you have designed. So long as each program part has a known method of exchanging information with the other parts of your program (you did plan this earlier, didn't you?), it is safe to write/edit the assembly language source file on the host computer:

1. Choose the position of code and data in memory. If your system has a version of BUFFALO in ROM, you can usually take advantage of zero page storage in region \$0000...\$0032 (the remaining memory up to \$00FF is usually used by the BUFFALO monitor). If you have a Wollongong F1 board running its modified buf32, you can use memory in regions \$0100...\$03FF and \$2000...\$7CFF as shown in Table 1. If the F1 board has the modified buf34, you can use memory in regions \$0000...\$032C and all of \$2000...\$7FFF if the external RAM chip is fitted. Write the necessary ORG and RMB,FCB,FDB,FCC assembler directive statements (see sections 4.1,4.3). You should document these statements in terms of your data storage design and use.

The limited amount of storage in zero page memory (addresses \$00xx) provides slightly faster access times because most 68HC11 instructions accessing this memory region have a special form which only requires 1 operand byte to specify the least significant byte xx of the address (the most significant byte is always 00). Hence, for maximum speed, you should select variables which will be frequently accessed for allocation in unused zero page memory. Note that the size of your program will also shrink slightly (the instructions accessing zero page memory have a smaller format hence are faster to fetch).

- 2. Use the EQU assembler directive (see section 4.2) to declare the names and addresses of any external subroutines that you have decided to use include at least a brief description of what these subroutines do. Also define any symbolic constants that you wish to use.
- 3. Write the CPU instructions. You should document these statements in terms of your program plan (flowchart or pseudo-code or a HLL).
- 4. Finish with the END assembler directive statement. If you want execution of BUFFALO to resume once your program finishes, include a JMP WARM at the end of your CPU executable instructions.

2.5 Assembling

Assemble the program by entering the host command as11 prog -1 > prog.lst ←. This command example shows the -1 switch produce a listing which is redirected via > prog.lst to the listing file. An object file called prog.s19 is created if assembly is successful. Look at the listing file to confirm the arrangement of instructions and data

storage you chose and also to see any assembler errors⁵ messages next to the offending source statements.

The object file or HEX file contains a complete description of the instructions and constant data that you have prescribed by writing your assembly language program — in effect, it is similar to an executable that you might have prepared by using a compiler on the host computer. The HEX file is sometimes called an S19 file because of the particular format used — display it and you will notice that for 68HC11 use, each line either begins with the string S1 or S9 hence the name.

2.6 Downloading

In order to run the assembly language program, we must first transfer the information in this HEX file into the memory of the target 68HC11 system by a process called downloading. The method used to download the HEX file varies according to the type of host and choice of software tools that you have made.

In general, it is not possible to download into EEPROM storage (locations \$B600...\$B7FF for the A8 and E9 and locations \$EE00...\$EFFF for the F1 in the University of Wollongong board) because of the longer write times involved. However, it is possible to use BUFFALO to download data into RAM and then use the move command to copy the data into EEPROM. For example, data downloaded into RAM region \$2000...\$200F may be transferred to EEPROM via the BUFFALO command move 2000 200f b600←. However, unless this code is position-independent, you must assemble the code in the EEPROM location, translate its HEX file to correspond to being in a RAM location, download it to RAM, and then use the block move to translate/copy it back to the actual EEPROM.

2.7 Target Machine Memory Map

Motorola 68HC11 micro-controllers are constructed with varying amounts of internal RAM, ROM, EPROM, and EEPROM. In the case of the MC68HC11F1FN, this storage can be relocated in the memory space and this document describes the default storage locations for A8 and E9 devices as setup from the factory and the default storage locations for the F1 as initialised by the modified version of BUFFALO supplied by the University of Wollongong (Pete Dunster) and RMIT (Phillip Musumeci).

Note that when internal storage and external storage occupy the same locations, the internal storage takes precedence. For example, suppose an MC68HC11 is run in expanded mode whereby it can access a RAM device in the address region \$0000...\$7FFF. This MC68HC11 will also contain some on-board zero-page RAM in locations \$0000...\$00FF and any accesses to RAM will use this internal RAM. The user may indeed observe valid

⁵All errors at this stage are assembly errors as we are using tools on the host system to determine the binary representation of the target system's program. Later on, when you are actually running your program, then you will be able to have run-time errors!

external bus signals when the CPU is accessing its internal zero-page RAM but the data used will be transferred to and from the internal storage. We say that the internal storage is "overlaying" the external storage and hence takes precedence.

The memory map of the Wollongong F1 system operating with an MC68HC11F1FN micro-controller is shown in Table 1. The default memory map of a Motorola EVBU system operating with an MC68HC11E9 micro-controller and running the standard BUFFALO version 3.2 is shown in Table 2. If a 68HC811E2 is used, note that the 2K of EEPROM can be mapped to the top of any 4K boundary.

It is possible to fit an additional 32K of RAM to the EVBU system. Some sample PCB layouts and GAL equations are available at

http://mirriwinni.cse.rmit.edu.au/~phillip/evbu-mem-exp/index.html. At RMIT, this RAM uniquely occupies \$2000...\$9FFF and a 4K segment may be mirrored to region \$Cxxx to allow the beginner to perform BUFFALO exercises exactly as described in Miller's "Microcomputer Engineering", Appendix D.7.

| \$0000 | Start of internal RAM (1K bytes) | \$0000 | Start of user RAM |
|--------|----------------------------------|--------|---------------------------------|
| | UoW buffalo 3.2 only | | |
| \$03FF | End of internal RAM | \$03FF | End of internal user RAM |
| \$0000 | Start of internal RAM (1K bytes) | \$0000 | Start of user RAM |
| | | \$032C | End of user RAM |
| | RMIT/cse buffalo 3.4 only | | |
| | | \$032D | Start of buffalo RAM |
| \$03FF | End of internal RAM | \$03FF | End of buffalo RAM |
| \$1000 | Start of internal peripherals | | Memory |
| \$105F | End of internal peripherals | | mapped |
| \$1800 | Start of external peripherals | | IO |
| \$1FFF | End of external peripherals | | peripherals |
| \$2000 | Start of external RAM | \$2000 | More external user RAM |
| | | \$7CFF | End of external user RAM |
| | UoW buffalo 3.2 only | | |
| | | \$7D00 | Start of RAM used by BUFFALO |
| \$7FFF | End of external RAM (part 2) | \$7FFF | End of RAM used by BUFFALO |
| \$2000 | Start of external RAM | \$2000 | More external user RAM |
| | RMIT/cse buffalo 3.4 only | | |
| \$7FFF | End of external RAM | \$7FFF | End of external user RAM |
| \$8000 | Start of external EPROM | \$8000 | Start of BUFFALO / apps. |
| | (512 byte internal | \$EE00 | Start of internal EEPROM |
| | EEPROM overlay) | \$EFFF | End of internal EEPROM |
| \$FFFF | End of external EPROM | \$FFFF | End of BUFFALO / apps. |

Table 1: 68HC11F1 system memory map.

| \$0000 | Start of internal RAM (512 bytes) | \$0000 | Start of page 0 user RAM |
|--------|--------------------------------------|----------|--------------------------------------|
| | | \$0032 | End of page 0 user \mathbf{RAM} |
| | | \$0033 | Start of RAM used by BUFFALO |
| \$00FF | End of internal RAM (A8) | \$00FF | End of RAM used by BUFFALO |
| | | \$0100 | Cont. internal user RAM (E9) |
| \$01FF | End of internal RAM (E9) | \$01FF | End of internal user RAM (E9) |
| \$1000 | Start of internal peripherals | | Memory mapped |
| \$103F | End of internal peripherals | | IO peripherals |
| \$B600 | Start of internal EEPROM (512 bytes) | \$B600 | Start of internal EEPROM |
| \$B7FF | End of internal EEPROM | \$B7FF | End of internal EEPROM |
| \$D000 | Start of internal ROM (12K bytes) | Start of | BUFFALO |
| \$FFFF | End of on-board ROM | End of I | BUFFALO |

Table 2: EVBU 68HC11E9 system memory map.

3 Object File Downloading

There are a variety of ways that you can connect a 68HC11 board to a variety of host computers — hopefully, what you are using is covered here.

3.1 System = HC11 board + PC/DOS + kermit

The PC is connected to the HC11 board via a serial cable. Invoke the kermit communications program, select a port and serial communications speed and then connect via commands:

set port com1 set baud 9600 set parity none connect

You should now be communicating with the BUFFALO monitor program running on the HC11 board. If your HC11 board is connected to some other port such as COM2, adjust the first command above (and the instructions that follow) in the obvious way.

3.1.1 Procedure

- 1. Instruct BUFFALO to do a download from the terminal by typing load $t \leftarrow$ or, equivalently, $l t \leftarrow$.
- 2. We now need to get the PC to send the file to the HC11 so first return to kermit local command mode by typing [C-] c. The control key that you need to type to get kermit's attention is displayed in the bottom left of the status line the default is [C-] but kermit can be configured for a different key stroke.
- 3. Now use either of the following file transfer methods:
 - (a) Using DOS to transmit the file:
 - To get a new DOS shell, enter **push** ← to **kermit**.
 - Send the .s19 hex file out through port COM1 with DOS command type prog.s19 > COM1←.
 - Return to kermit with the DOS command exit←.
 - (b) Using kermit to transmit the file:
 - Enter transmit prog.s19 \leftarrow .
- 4. Reconnect to the HC11 system with command **connect** \leftarrow or, equivalently, $\mathbf{c} \leftarrow$.

If the download was not successful, see the troubleshooting section 3.4. When you are finished using kermit, return to local mode and quit from kermit by typing exit←.

3.2 System = HC11 board + PC/DOS + procomm

The PC is connected to the HC11 board via a serial cable. Invoke the procomm communications program and type Alt-P, then choose option 5, and then select the following serial communications parameters:

```
9600 baud, no parity, 8-bits, 1-stop bit, full duplex
```

Then setup the text file transfer parameters by typing **Alt-S**, choose option **6**, and then select:

Echo Local Yes
Expand Blank Lines Yes
Pace Character 0
Character Pacing 25 (1/1000 second)
Line Pacing 10
CR Translation None
LF Translation None

Save the above settings to disk for future use.

3.2.1 Procedure

- 1. Instruct BUFFALO to do a download from the terminal by typing load $t \leftarrow$ or, equivalently, $l t \leftarrow$.
- 2. Instruct procomm to send the HEX file by pressing the **Pg Up** and follow the instructions to select the HEX file to send. Use the ASCII transfer protocol.
- 3. A successful download results in the message Done from BUFFALO. If the download failed, see section 3.4.

3.3 System = HC11 board + FreeBSD + X-windows + kermit

In this mode of operation, you perform all software development on the FreeBSD UNIX host and use a communications program such as kermit or minicom to access the target system. As you will have (most likely) compiled the cross assembler, you should also refer to the relevant cross assembler documentation. If the kermit communications program is used, run it with the -1 switch to select a port e.g. kermit -1 /dev/cuaa2, and make sure that your serial port (e.g. /dev/cuaa2) can be read from and written to by group dialer (as kermit changes its effective ID to dialer when run). The following default settings can be placed in a file such as ~/.kermrc-hc11:

```
set transmit echo on
set transmit linefeed off
set transmit fill \32
set transmit pause 25
set transmit prompt 0
set transmit eof \n
set hand none
set flow none
```

Kermit can be run via command kermit ~/.kermrc-hc11 -Y -1 /dev/cuaa2. The procedure for downloads is similar to that of DOS + kermit, but only transmit prog.s19 ← is used to send an S19 file to the target system.

3.4 Troubleshooting

If you see a message about a ROM error, then this indicates that the system has been unable to download your program's HEX file into memory at the location reported in the message. A common cause for this is that you are attempting to locate your program's instruction or constant data in a part of the memory space at which there is no storage installed. For example, many 68HC11 systems do not have any RAM in the address range \$A000...\$AFFF — if you set the assembler's program location counter to this range (e.g. via an org \$a000) and then assemble code, you will obviously not be able to download and then run your program. The obvious solution is to check that your program is located or positioned in the regions corresponding to RAM.

Another common cause is to interfere with the download function itself. When a HEX file is being downloaded, we are relying on a part of the BUFFALO monitor to receive each character, interpret it, and eventually to store some data into RAM. To do this, BUFFALO needs to have some temporary storage of its own and (for a BUFFALO held in internal ROM) this RAM is located in the region \$0033...\$00FF. If your program downloads any data or instructions in this region of memory, you may possibly overwrite storage being used by BUFFALO and the download will fail. The obvious solution is to not store any constant data or instructions in this memory region. Actually, if your program is taking advantage of subroutines in BUFFALO, it is probably not a good idea to use any variable storage in the region \$0033...\$00FF either unless you carefully read the relevant BUFFALO source and verify the storage will not be used.

If the program was correctly positioned at a location where there is memory available, then the download error might mean that the system has an internal hardware error. Since BUFFALO is actually running, the 68HC11 CPU is obviously alive. You could try using the memory modify command in BUFFALO to see if you can store/modify/read data in the external RAM. It is sometimes the case that students bend CPU pins by inserting probes into the CPU (and/or port replacement unit) socket that should not be inserted into these sockets and this prevents CPU signals reaching devices such as the external address bus and other external peripherals and memory. You might be able to detect this by observing

that 1 of the bits in external memory is always read as a 0 or 1 no matter what you store. Get a logic probe and verify that there is indeed life (or the absence of life) on the external memory bus and data bus (touch the probe on a data bus leg of the chip in question if you want to verify that CPU generated signals are reaching any particular chip). An item that many people find they check last is the power supply — is the +5V regulator giving the correct output?

4 Assembler directives

Assembler directives are statements in the assembly language source file that specify how you want the data storage and CPU instructions organised. Remember that they are only "acted upon" by the assembler — they are not executable by the target CPU. The assembler directives available with the Motorola Freeware assemblers are now described.

Note that items displayed within [square] brackets are optional while items displayed within <triangle> brackets are mandatory. A plain text description of these assembler directives is also available on-line in the file

ftp://mirriwinni.cse.rmit.edu.au/pub/uP/68HC11.local/asref.man.

4.1 Setting the Program Location Counter

Recall (from lecture notes) that the assembler processes the data storage declarations and CPU instructions in your assembly language source file to create an image of the target CPU's memory contents, as required by your program. At any stage as your source file is processed by the assembler, the program location counter (PLC) is the variable *in the assembler* that represents where any output for the current source line will be deposited. Since we may wish to position storage and instructions in particular locations in memory, it is necessary to be able to set the assembler's PLC.

4.1.1 ORG — SET PROGRAM LOCATION COUNTER

ORG <expression> [;comment]

The ORG directive changes the program location counter to the value specified by the expression in the operand field. Subsequent statements are assembled into memory locations starting with the new program location counter value. If no ORG directive is encountered in a source program, the program location counter is initialized to zero.

4.2 Setting Symbol and Label Values

When writing assembly language, it is advantageous to be able to refer to quantities via a symbol or label. In particular, you should define symbols to represent constants at the beginning of your program and then use these symbols and labels throughout the program — if you ever need to change the value of the constant, it is only necessary to change one line of code. Further, it is more meaningful to a reader to see alphanumeric symbols and labels within the source code instead of binary values etc, because the symbols and labels can be based on a word or phrase that helps a (human) reader recognise the quantity involved.

In assembly language, we can use symbols to represent data constants and/or addresses.

4.2.1 EQU — EQUATE SYMBOL TO A VALUE

LABEL EQU <expression> [;comment]

The EQU directive assigns the value of the expression in the operand field to the label. In the expression, the character * represents the current program location counter. Hence, if the expression is simply the * character, then the EQU directive assigns the value of the program location counter to the label. A label can only be defined once with the EQU assembler directive.

4.3 Memory Allocation

Memory allocation may or may not involve initialisation i.e. you can direct the assembler to set aside some storage and give it a name for easy reference when you code later (e.g. the RMB assembler directive) or you can set aside some storage and prescribe what its contents will be (e.g. all the other memory allocation directives including some for allocating storage to hold messages or character strings, bytes of data, words of data, just zeros, etc).

4.3.1 RMB — RESERVE MEMORY BYTES

[LABEL] RMB <expression> [;comment]

The RMB directive causes the program location counter to be advanced by the value of the expression in the operand field. This directive reserves a block of memory the length of which in bytes is equal to the value of the expression. The block of memory reserved is not initialized to any given value.

4.3.2 FCC — FORM CONSTANT CHARACTER STRING

[LABEL] FCC <delimiter><string><delimiter> [;comment]

The FCC directive is used to store ASCII strings into consecutive bytes of memory. The byte storage begins at the current program location counter. The label is assigned to the first byte in the string. Any of the printable ASCII characters can be contained in the string. The string is specified between two identical delimiters which can be any printable ASCII character. The first non-blank character after the FCC directive is used as the delimiter. Example:

| | ORG | \$2200 |
|------|-----|---------------|
| MSG1 | FCC | "Hello world" |
| | FCB | 4 |

4.3.3 FCB — FORM CONSTANT BYTE

```
[LABEL] FCB <expr>(,<expr>,...,<expr>) [;comment]
```

The FCB directive may have one or more operands separated by commas. The value of each operand is truncated to eight bits, and is stored in a single byte of the object program. Multiple operands are stored in successive bytes. The operand may be a numeric constant, a character constant, a symbol, or an expression.

4.3.4 FDB — FORM DOUBLE BYTE CONSTANT

The FDB directive may have one or more operands separated by commas. The 16-bit value corresponding to each operand is stored into two consecutive bytes of the object program. The storage begins at the current program location counter. The label is assigned to the first 16-bit value. Multiple operands are stored in successive bytes. The operand may be a numeric constant, a character constant, a symbol, or an expression.

4.3.5 FILL — FILL MEMORY

[LABEL] FILL <expression>, <expression>

The FILL directive causes the assembler to initialize an area of memory with a constant value. The first expression signifies the one byte value to be placed in the memory and the second expression indicates the total number of successive bytes to be initialized. The first expression must evaluate to the range 0...255.

4.3.6 BSZ — BLOCK STORAGE OF ZEROS

[LABEL] BSZ <expression> [;comment]

The BSZ directive causes the Assembler to allocate a block of bytes. Each byte is assigned the initial value of zero. The number of bytes allocated is given by the expression in the operand field.

4.3.7 ZMB — ZERO MEMORY BYTES (same as BSZ)

[LABEL] ZMB <expression> [;comment]

The ZMB directive causes the Assembler to allocate a block of bytes. Each byte is assigned the initial value of zero. The number of bytes allocated is given by the expression in the operand field.

4.4 Addressing Modes

The assembler interprets the syntax of the operands to allow us to specify the addressing mode at assembly time. In the following description of addressing modes syntax, XXX represents a generic instruction.

4.4.1 Register

Register addressing (A,B,D,X,Y) or inherent — there is no operand following the instruction. Example:

inca decb

4.4.2 Zero Page and Absolute Addressing

Data accesses in zero page and elsewhere in memory — the instruction and operand have the form

```
XXX <expression>
```

which the assembler evaluates into 1 or 2 bytes of operand data following the op-code. When the instruction is executed later, the CPU fetches these bytes and uses them to form the effective address of the data to use. Example:

```
ORG
                 0
VAR1
        RMB
                 1
                 $2000
        ORG
VAR2
        R.MB
                 $3000
        ORG
        ldaa
                 VAR1
                          ; access a zero page variable
        ldaa
                 VAR2
                          ; access a variable anywhere in memory
```

Observe that the assembly language instructions are exactly the same but the assembler figures out that VAR1 is located in the first page of memory so the binary representation of instruction LDAA VAR1 will use 2 bytes of storage (opcode byte plus least significant byte of effective address) whereas LDAA VAR2 will require 3 bytes of storage (opcode byte plus 2 bytes of effective address). We say that for zero page addressing, the **effective address** = \$00xx where xx is the operand byte of data at location PC+1. For absolute addressing (Motorola Extended addressing), the **effective address** = \$xxyy where xx is the operand byte of data at location PC+1 and yy is the operand byte of data at location PC+2.

4.4.3 Immediate

Immediate or constant — the instruction and operand have the form

XXX #<expression>

which the assembler evaluates into 1 or 2 bytes of data that follow the op-code. (When the instruction is executed later, the CPU fetches these bytes and uses them as data.) Example:

```
CONST EQU $1000

ldx #CONST; load X with a constant

ldy #CONST+2; load Y with a different constant
```

We say that the **effective address** = PC+1 i.e. the location(s) immediately following the opcode.

4.4.4 Register Indirect (with offset)

Register indirect — the instruction and operand have the form

The assembler evaluates the **<expression>** into a 1 byte offset that follows the op-code. When the instruction is executed later, the CPU fetches the offset byte and adds it to the index register to form the effective address of the data byte(s) to use. Example:

```
CONST EQU $1000

ldx #CONST; load X with a base address

ldd 2,X; load bytes at memory locations
; $1002,$1003 into register D
```

We say that the **effective address** = $\langle expression \rangle + index register contents.$

4.4.5 Bit Set/Clear

Bit set or clear — the instruction and operands have the form

where in the first case, <expression2> is the address of the zero page byte whose bits are being manipulated, and <expression1> is a mask in which each bit=1 identifies a bit that will be set or cleared. In the other two cases, <expression2> is an offset that is added to the designated index register to give the effective address of the byte to manipulate. After the CPU fetches the operands, it interprets the second byte fetched after the op-code as all or part of the effective address whose contents are masked with the byte fetched immediately after the op-code fetch. The new value is written back to memory. Example of clearing a bit in port A:

```
REGBS EQU $1000 ; location of on-board peripherals ldx #REGBS ; load X with a base address bclr %00000010 0,X ; clear bit 1 of portA and ; leave bits 0,2-7 unchanged
```

We say that the **effective address** of the target byte = <expression2> + index register contents.

4.4.6 Bit Test with Conditional Branch

Bit test and branch — the instruction and operands have the form

where <expression1> is the bit test mask and <expression2> specifies the data byte, as for the bit set and bit clear modes described earlier. The <expression3> operand is the branch offset. Here is an example of testing a bit in port A and branching if the bit is set:

```
REGBS EQU $1000 ; location of on-board peripherals
PAO EQU 0 ; port A offset from REGBS
ldx #REGBS ; load X with a base address
brset %10000000 PAO,X DEST
; goto DEST if port A bit 7 high
```

We say that the **effective address** of the target byte = <expression2> + index register contents, and that the **effective address** of the destination = <expression3> + PC.

5 Assembler listing file format

The Assembler listing has the following format:

```
LINE# ADDR OBJECT CODE BYTES [ # CYCLES] SOURCE LINE
```

The LINE# is a 4 digit decimal number printed as a reference. This reference number is used in the optional cross reference. The ADDR is the hex value of the address for the first byte of the object code for this instruction. The OBJECT CODE BYTES are the assembled object code of the source line in hex. If a source line causes more than 6 bytes to be output (e.g. a long FCC directive), additional bytes (up to 64) are listed on succeeding lines with no address preceding them. The # CYCLES will only appear in the listing if the c option is in effect. It is enclosed in brackets which helps distinguish it from the source listing. The SOURCE LINE is reprinted exactly from the source program, including labels.

The symbol table has the following format:

SYMBOL ADDR

The symbol is taken directly from the label field in the source program. The ADDR is the hexadecimal address of the location referenced by the symbol. An example follows.

```
Assembler release TER_2.0 version 2.09
(c) Motorola (free ware)
0001
                                     ; re-entry point for the buffalo monitor
0002 ff7c
                                     WARM
                                             EQU
                                                      $FF7C
0003
                                              ORG
                                                      0
0004 0000
0005 0000
                                     VAR1
                                             RMB
                                                      1
0006
                                                      $2000
0007 2000
                                              ORG
0008 2000
                                     VAR2
                                              RMB
0009
0010 3000
                                              ORG
                                                      $3000
0011
                                     ; access a zero page variable
                               [ 3 ]
0012 3000 96 00
                                              ldaa
                                                      VAR1
0013
                                      access a variable anywhere in memory
0014 3002 b6 20 00
                               「4 ]
                                              ldaa
                                                      VAR2
0015
                                      load index registers
                               [5]
0016 3005 fe 43 2d
                                                      TMPX
                                              ldx
0017 3008 18 fe 43 2f
                               [6]
                                              ldy
                                                      TMPY
                                     ; jump back to buffalo
0018
0019 300c 7e ff 7c
                               [ 3 ]
                                                      WARM
                                              jmp
0020
0021
                                     ; sample FCC for message string
0022 4321
                                              ORG
                                                      $4321
0023 4321 48 65 6c 6c 6f 20
                                     MSG1
                                             FCC
                                                      "Hello world"
     77 6f 72 6c 64
0024 432c 04
                                             FCB
0025
```

| 0026 432d 0027 432f 0028 Program + Error coun | Init Data = t = 0 | 27 bytes | TMPX TMPY | RMB RMB END | 2 2 |
|---|--------------------------|----------|--------------|-------------------|-----|
| MSG1 | 4321 *0023 | 0016 | | | |
| TMPX TMPY | 432d *0026 432f *0027 | 00-0 | | | |
| VAR1 | 0000 *0005 | | | | |
| VAR2 | 2000 *0008 | 0014 | | | |
| WARM | ff7c *0002 | 0019 | | | |

A 68HC11 CPU Registers

Figure 1 shows the CPU registers that we are primarily concerned with when programming. At the commencement of instruction execution, register **PC** holds the address of the opcode. During the execution of an instruction (i.e. after the opcode has been fetched), it can also hold the address of the next operand to be fetched. Once all of an instruction has been fetched, it holds the address of the next instruction's opcode (again).

The accumulator registers **A** and **B** can hold byte-sized (8 bit) data as it is being manipulated. For word-sized (16 bit) data, the **A** and **B** registers may be used in a concatenated form called **D** (for double accumulator). Index registers **X** and **Y** (also called **IX** and **IY**) can be used to hold address-sized quantities — even their name suggests that they are suitable for "indexing" a particular location in memory. Note that register **X** also plays a role in handling word-sized data in association with the main word-sized register **D**.

Register **SP** is used by the stack storage facility provided in the 68HC11 CPU. The stack grows towards address \$0000 and register **SP** points at the next location to hold data (i.e. when a byte of data is retrieved from the stack, register **SP** is first incremented and then a byte of data is read from memory at effective address given by the new value in **SP**).




Figure 1: 68HC11 CPU Registers.

The condition code register **CC** holds the current CPU state. Some bits hold a summary of recent data manipulation performed by the arithmetic logic unit (ALU). In particular, there are bits: **N** — last result was negative; **Z** — last result was zero; **V** — last result incurred a 2's complement overflow; and **C** — last result incurred a carry. Observe that the conditional program flow control instructions simply check one or more of these bits and add a 2's complement offset to the **PC** register if program branching is to be performed. For example, the beq offset instruction checks if the **Z** bit is set in the **CC** register and if it is, the value offset is added to the contents of register **PC**. Note that the offset is added to **PC** after the current branch instruction has been fetched (obviously) so that means that the offset is added to the **PC** register when it contains the address of (what would have been) the next instruction.

Instructions using the **Y** register will always take one extra execution cycle compared to the equivalent instruction using the **X** register. If you compare the binary form of an instruction in its "X" and "Y" forms, you will notice that the "Y" form has an extra byte prefix included — this means that there is an extra cycle of instruction fetching involved.

B 68HC11 Instruction Set

The Motorola M68HC11 REFERENCE MANUAL provides a detailed discussion of the instruction set of the 68HC11. Table 10-1 in this document summarises the instructions and this is provided here.

B

Table 10-1 MC68HC11A8 Instructions, Addressing Modes, and Execution Times

(Sheet 2 of 6)

Boolean Expression

Source Form(s)

SXHINZVC

Bit(s) Test A with Memory

3ITA (opr)

Test B with Memory

3ITB (opr)

Table 10-1 MC68HC11A8 Instructions, Addressing Modes, and Execution Times (Sheet 1 of 6)

| | | | | | | ł | | | |
|-------------------|--------------------------------|--------------------|------------------------|-----------------|---------------------------------|------|--------|-------------|--------------------|
| Source Form(s) | Operation | Boolean Expression | Addressing Mode for | Machir (Hexa | Machine Coding (Hexadecimal) | səiv |)cle | Cycle by | Condition Codes |
| | | | Operand | Opcode | Opcode Operand(s) | 8 | - | Cycle* | SXHINZVC |
| ABA | Add Accumulators | A+B→A | Ī | 18 | | - | 2 | 2-1 | \$\$\$\$-\$ |
| ABX | Add B to X | X + 00:B → IX | Ī | 3A | | - | 3 | 2-2 | |
| ABY | Add B to Y | IY + 00:B → IY | Ī | 18 3A | | 2 | 4 | 2-4 | |
| ADCA | Add with Carry to A | A+M+C→A | A IMM | 88 | := | 2 | 2 | 3-1 | ¢-¢¢¢ |
| (obr) | | | A DIR | pp 66 | pp | 7 | 8 | 4-1 | |
| | | | A EXT | B3 | = | က | 4 | 2-5 | |
| | | | A IND,X | A9 ff | # | 7 | 4 | 6-2 | |
| | | | A IND, Y | 18 A9 ff | * | က | ر ک | 7-2 | |
| DCB (opr) | ADCB (opr) Add with Carry to B | B+M+C→B | B IMM | ::: 60 | | 2 | 2 | 3-1 | \$\$\$\$-\$ |
| | | | B DIR | 8 | pp | 7 | 8 | 1-4 | |
| | | | B EXT | £ | = | က | 4 | 2-5 | |
| | | | B IND,X | # 63 | # | 7 | 4 | 6-2 | |
| | | | B IND, Y | 18 E9 ff | # | က | 2 | 7-2 | |
| DDA (opr) | ADDA (opr) Add Memory to A | A + M → A | A IMM | 8B ii | | 2 | 2 | 3-1 | \$\$\$\$-\$ |
| | | | A DIR | 96 | pp | 7 | 8 | 1-4 | |
| | | | A EXT | BB hh | = | က | 4 | 2-5 | |
| | | | A IND,X | ΑB | # | 7 | 4 | 6-2 | |
| | | | A IND, Y | 18 AB # | # | က | 2 | 7-2 | |
| DDB (opr) | ADDB (opr) Add Memory to B | B+M→B | B IMM | CB | | 2 | 2 | 3-1 | \$\$\$\$-\$ |
| | | | B DIR | DB | PB | 7 | 8 | 1-4 | |
| | | | B EXT | 8 | = | က | 4 | 2-5 | |
| | | | B IND,X | B | * | 7 | 4 | 6-2 | |
| | | | B IND, Y | 18 EB # | # | က | 2 | 7-2 | |
| DDD (opr) | ADDD (ont) Add 16-Bit to D | 0 + M·M + 1 | MMI | C3 | ii kk | ۳. | 4 | 3-3 | TTTT |

| ABA Add Accumulators A+B→A ABX Add B to X Add B to X Add B to Y Add B to Y ADDA ADDA (opr) ADDA (o | INH INH INH A IMM A DIR | Opcode Operand(s) | (s) _ | 2 | cycle | SXHINZVC |
|--|---|--|------------------|-----------------|-----------------------------------|--|
| Add Wemory to B Add With Carry to B Add Wemory to B Add Memory to Carry to Carr | INH INH A P DIR A EXT T T T S S S S S S S S S S S S S S S S | | | | | 7 7 7 7 7 1 7 1 1 |
| Add With Carry to A Add With Carry to B Add With Carry to B Add Memory to B Add 16-Bit to D Add 16-Bit | INH A A DIR A N.D.X A IND.X B IND.Y | 3A | - | 0 | 2-5 | |
| Add with Carry to A Add with Carry to B Add Wemory to B Add Memory to B Add Memory to B Add Memory to B B + M + C → B Add Memory to B B + M → A Add Memory to B Add Memory to B Add Memory to B Add 16-Bit to D Add 1 | A A A A B B B ND X X Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y | 18 3A | 2 | _ | 2-4 | |
| Add with Carry to B Add Memory to A Add Memory to B Add 16-Bit to D Ad | A A B DIX A NO, X Y NO, Y | :: 08 | 1 0 | \perp | | **** |
| Add Welmony to B Add Memony to B Add Memony to B B + M + C → B Add Memony to B B + M → A Add Memony to B Add 16-Bit to D D + MM + 1 → D Add 16-Bit to | W a | 889 bd 899 dd 899 ff H | 10000 | 1 W 4 4 W | 5-5 6-2 7-2 7-2 | → → → → → → + → + + + + + + + + + + + + |
| Add Memory to A Add Memory to B Add 16-Bit to D Add 16-Bit to D AMM + 1 → D AND B with Memory AND B with Memory Anthmetic Shift Left Arithmetic Shift Left Arithmetic Shift Left Double C Branch if Carry Clear C Great Bit(s) M+ M → A Anthmetic Shift Left C Branch if Carry Clear C Clear Bit(s) M+ (mm) → M Anthmetic Shift Right | B B B B B B B B B B B B B B B B B B B | 18 E9 # # # # # # # # # # # # # # # # # # | 0 0 0 0 0 0 | | 3-1 6-2 7-2 7-2 | +→ |
| Add 16-8it to D Add 16-8it to D AND A with Memory AND B with Memory Anthmetic Shift Left Arithmetic Shift Left Double C D T T T T T T T T T T T T | A A A A A B INM A IND, X A IND, X | 88 98 dd 88 bh as AB ## 18 AB ## 18 AB ## ## 19 AB ## ## 19 AB ## ## 19 AB | 00000 | 0 6 4 4 6 | 3-1 5-2 6-2 7-2 | |
| AND B with Memory AND B with Memory AND B with Memory Anthmetic Shift Left Arithmetic Shift Left Double Arithmetic Shift Left Double Arithmetic Shift Right Child Carry Clear Child Chil | B IMM B DIR B EXT B IND,X B IND,Y | 008 008 008 008 008 008 008 008 008 008 | 00000 | 0 W 4 4 W | 3-1 4-1 5-2 6-2 7-2 | \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ |
| AND A with Memory AND B with Memory Anthmetic Shift Left Anthmetic Shift Left Double C bis C bis Anthmetic Shift Right C bis Memory Memory Memory Anthmetic Shift Right Memory Anthmetic Shift Right | IMIM DIR EXT ND'X ND'X | C3 D3 dd F3 hh = K8 E3 ff = 18 | 80808 | 45997 | 3-3 4-7 5-10 6-10 7-8 | \$ \$ \$ \$ \$ |
| AND B with Memory B-M -> B Anthmetic Shift Left Double Anthmetic Shift Right Anthmetic S | A A A A A B IN A A A A A B IN D, X A IN D, X | 84 ii 94 dd B4 hh II A4 ff 18 A4 ff | 00000 | 06440 | 3-1 4-1 5-2 6-2 7-2 | -0 \$ \$ |
| Arthmetic Shift Left Double Arthmetic Shift Left Double Arthmetic Shift Right Arthmetic | 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 | C4 ii D4 dd F4 hh 18 E4 ff | 00000 | 0 W 4 4 W | 3-1 4-1 5-2 6-2 7-2 | -0 \$ \$ |
| Arthmetic Shift Lett Double Arthmetic Shift Right Arthmetic Shift Right Profit Profit Rearch if Carry Clear Ce 0 Rearch if Carry Clear | | 78 hh II 68 ff | 6 0 | | 9 29 | ↔ ↔ ↔ ↔ · · · · · · · · · · · · · · · · · · |
| Arithmetic Shift Left Double C bis C bis Anthmetic Shift Right Rearch if Carry Clear Coean Bill(s) M+(mm) → M | N A IN; | 18 68 48 58 | ∞ | 7 7 7 | 2-1 2-1 2-1 | |
| Arithmetic Shift Right State of the state | HZ 0 | 90 | - | е . | 2-2 | \$ \$ \$ \$ \$ \$ |
| Branch if Carry Clear ? C = 0 Clear Bit(s) M•(mm) → | EXT NN A NN A NN A NN A NN A | 77 hh II 67 ff 18 67 ff 57 | 8 4 8 4 4 | 99797 | 5-8 6-3 7-3 2-1 | \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ |
| Clear Bit(s) M•(mm) → | REL | 24 rr | 2 | 8 | 8-1 | : |
| | DIR IND,X Y,Y | 15 dd mm 10 ff mm 18 10 ff mm | ω m 4 | | 4-10 6-13 7-10 | -0¢¢ |
| Branch if Carry Set | REL | 25 rr | 2 | _ | 8-1 | : |
| BEQ (rel) Branch if = Zero ? Z = 1 | REL | 27 rr | 2 | е | 8-1 | |
| BGE (rel) Branch if ≥ Zero ? N ⊕ V = 0 | REL | 2C rr | 2 | _ | 8-1 | : |
| Branch if > Zero | REL | 2E rr | 2 | е | 8-1 | : |
| | REL | 22 rr | 2 | Э | 8-1 | ::: |
| BHS (rel) Branch if Higher or Same ? C = 0 | REL | 24 rr | 2 | 3 | 8-1 | |
| *Cycle-by-cycle number provides a reference to Tables 10-2 through 10-8 which detail cycle-by-cycle operation. Example: Table 10-1 Cycle-by-Cycle column reference number 2-4 equals Table 10-2 line item 2-4. | les 10-2 throug ference number | h 10-8 which de · 2-4 equals Tab | tail cy le 10 | /de-b -2 lin | y-cycl e item | le operation. 2-4. |

6-13 7-10

13 dd mm rr 1Fff mm rr 181Fff mm rr

 $\begin{array}{c|c} ? Z + (N \oplus V) = 1 \\ ? C = 1 \\ ? C + Z = 1 \\ ? N \oplus V = 1 \\ ? N = 1 \\ ? N = 1 \\ ? N = 0 \\ ? N = 0 \\ \end{array}$

12 dd mm rr 1Eff mm rr 18 1Eff mm rr 14 dd mm 1Cff mm 18 1Cff mm

? 1 = 0 ? (M) • mm = 0

Branch Never) Branch if Bit(s) Set

BLE (rei)
BLO (rei)
BLS (rei)
BLS (rei)
BNE (rei)
BNE (rei)
BNE (rei)
BNE (rei)
BRA (rei)
BRA (rei)
BRA (rei)
BRS (rei)
(rei)
BRS (rei)
BRS (rei)
BRS (rei)

M + mm + M

Set Bit(s)

Branch to Subroutine
Branch if Overflow Clear
Branch if Overflow Set
Compare A to B

BSR (rel) BVC (rel) BVS (rel) CBA

Clear Carry Bit Clear Interrupt Mask Clear Memory Byte

Clear Overflow Flag Compare A to Memory

CMPA (opr)

Compare B to Memory

CMPB (opr)

73 hh 63 ff

1's Complement A 1's Complement B

COM (opr)

CPU, ADDRESSING MODES, AND INSTRUCTION SET

TECHNICAL DATA

10-7 MOTOROLA

Load Index Register Y

DY (opr)

DX (opr)

2-1

18 68 ff 48 68 ff 58

Logical Shift Left

LSL (opr) LSLA LSLB

ogical Shift Left Double

Logical Shift Right

LSR (opr) LSRA LSRB

Table 10-1 MC68HC11A8 Instructions, Addressing Modes, and Execution Times

(Sheet 4 of 6)

Boolean Expression

Source Form(s)

SXHINZVC

Load Stack Pointer

DS (opr)

Table 10-1 MC68HC11A8 Instructions, Addressing Modes, and Execution Times (Sheet 3 of 6)

| | | | | | | | | | | | | | | | | | | | | _ | | | | | | | | | | | | | | | | | | | | | | | _ | _ |
|---------------------------------|----------|----------------------------|---|---------------------|----------------|-------------|-------------------|-----------------------|-------------------------|------|--------|----------------------------|-------------|----------------------------|-------|---------------|---------------------------------------|-------|-------|----------------------------|---------------------------|-------------------------|-----------------------|-------|-------------------------|-------------------------|-------------------------|----------------------------|----------------------------|----------------------|--------------------|------|-------------|--------------------|-------|---------|----------|--------------------|-----|--------------------|--|----------------|------|------------------------------|
| Condition Codes | SXHINZVC | \$\$\$ \$ | | \$\$\$\$ | | | \$\$\$\$ | - | | | | | | -0¢\$ | | | -0 \$\$ | | | + | > | 101 | - | | | - ‡ ‡ ‡ | | | \$ | | | | | -0 ‡ ‡ | | | | -0 ‡ ‡ | | | -0 \$ \$ | | | IND.Y 18 EC ff 3 6 7-6 |
| Cycle bv | Cycle* | 3-3 | 5-10 6-10 7-8 | 3-2 | 5-11 5-11 | 6-11 7-8 | 2-1 | 2-9 | 2.1 | 2-1 | 2-3 | 2-5 | 2-4 | 3-1 | 5-2 | 6-2 | 3-1 | 4 d | 6-2 | 2-17 | 1 | 2-17 | မှ ကို | 7-3 | 2-1 | 2-1 | 2-3 | 2-2 | 2-4 | 6-1 7-1 | 8-4 | 5-12 | 6-12 7-9 | 3-1 | - 6 | 6-2 | 7-2 | F-6 1-4 | 5-2 | 6-2 7-2 | 3-2 | 6-4-3 6-4-3 | 9-9 | 9-2 |
| ələ | - 1 | | 9 9 ~ | _ | | 7 | 2 | 991 | _ | 2 2 | 8 | 3 | 4 | | | 4 10 | _ | | 4 1 | ` | ; | ٦. | 9 9 | | 2 | 2 | 3 | 3 | 4 | e e 4 | _ | | 9 | | | 4 | _ | | | 4 0 | _ | | വ | 9 |
| Machine Coding 60 (Hexadecimal) | erand(s) | ¥ | = | ¥ | = | e e | - | = ## | | - | - | - | 2 | | | 3 2 | | _ | E84 | | | | = == | | 1 | 1 | 1 | - | 2 | hh == 2 | | = | ## | | _ | = = | | | _ | ## | ¥ | | = == | 13 |
| Machir (Hexa | Opcode | 9C | ### CD AC CD AC | 18 8C | 18 9C 18 BC | 1A AC # | 19 | 7A hh 6A# | 44 | 5A | 34 | 60 | 18 09 | 88 | 8 8 | A8# 18 A8# | 8 | 200 | - 111 | 18 E8 | 3 8 | 20 5 | 0 5 € ± | 18 6C | 4C | 2C | 31 | 90 | 18 08 | 7E hh 6E # | 90 | 8 | 18 AD # | 86 | 96 | A6 | 18 A6 | 90 | F6 | 18 E6# | 00 | D | E ₩: | 18 E.C |
| Addressing Mode for | Operand | IMM | EXZ ZOZ ZOZ | MM | EXT. | ×.×. | Ŧ | EXT ND'X X | - INI | B NH | ¥ | ¥ | INH | A IMM | EXT A | A IND,X | 3 IMM | 3 DIR | X ND | NH NH | | II I | × | ND,Y | A INH | B INH | NH. | N. | INH | EXT IND,X ND,X | OIR | × | ×, >. | A IMM | 1 X X | X IND,X | A IND, Y | MIM & | EXT | B IND,X B IND,∀ | IMM | EXT. | × | ND,≺ |
| Boolean Expression | | IX – M:M + 1 | | IY - M:M + 1 | | | Adjust Sum to BCD | $M-1 \rightarrow M$ | A-1 + A | | L → SP | X - 1 → X | IY – 1 → IY | A⊕M→A | | | B⊕M→B | | | 1 X X | | _ | M + 1 → M | | A+1→A | B+1→B | SP + 1 → SP | | lY +1 → lY | See Special Ops | See Special Ops | | | M → A | | | | B ↑ Σ | | | $M \rightarrow A, M + 1 \rightarrow B$ | | | _ |
| Operation | | Compare X to Memory 16-Bit | | Compare Y to Memory | 16-Bit | | Decimal Adjust A | Decrement Memory Byte | Decrement Accumulator A | | | Decrement Index Register X | | Exclusive OR A with Memory | | | EORB (opr) Exclusive OR B with Memory | | | Fractional Divide 16 hv 16 | lactional Divide 10 by 10 | Integer Divide 16 by 16 | Increment Memory Byte | | Increment Accumulator A | Increment Accumulator B | Increment Stack Pointer | Increment Index Register X | Increment Index Register Y | dump | Jump to Subroutine | | | Load Accumulator A | | | | Load Accumulator B | | | Load Double Accumulator D | | | |
| Source Form(s) | | CPX (opr) | | CPY (opr) C | | | DAA | DEC (opr) | DECA | | | | | EORA (opr) | | | EORB (opr) | | | 2101 | T | T | INC (opr.) | | INCA | INCB IL | | × | | JMP (opr) | JSR (opr) | | | LDAA (opr) | | | | LDAB (opr) | | | LDD (opr) | | | |

2-13

9

5-8 6-3 7-3 2-1 2-1 2 2 4 6

B A IND X

AxB → D

Multiply 8 by 8

NEG (opr)

20 hh 18 60 ff 18 60

NH A DIR X EXT X IND,X

X Y ND Y Y

2's Complement A 2's Complement B

NEGA NEGB NOP ORAA (opr)

B DIR B DIR B EXT B IND X

ORAB (opr) OR Accumulator B (Inclusive) B + M → B

sie-by-cycle number provides a reterence to Tables 10-2 througn 10-8 which detail cycle-by-cycle ope Example: Table 10-1 Cycle-by-Cycle column reference number 2-4 equals Table 10-2 line item 2-4.

TECHNICAL DATA

MC68HC11A8 **TECHNICAL DATA**

CPU, ADDRESSING MODES, AND INSTRUCTION SET

MOTOROLA

CPU, ADDRESSING MODES, AND INSTRUCTION SET

Cyde-by-cyde number provides a reference to Tables 10-2 through 10-8 which detail cycle-by-cycle operation. Example: Table 10-1 Cycle-by-Cycle column reference number 2-4 equals Table 10-2 line item 2-4.

EXT INDX C by B C A INH

ROL (opr)

| Push A onto Stack | A → Stk. SP = SP−1 | After Push B onto Stack | B → Stk. SP = SP−1 | B it Push B onto Stack (Lo Fist) | X → Stk. SP = SP−2 | MHP Push Y onto Stack (Lo Fist) | X → Stk. SP = SP−2 | MHP Pull A from Stack | SP = SP + 1, A ← Stk | A HP Pull A from Stack | SP = SP + 1, A ← Stk | B HP Pull X from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull Y from Stack (H First) | SP = SP + 2, Ix ← Stk | MHP Pull

PSHA PSHX PULA PULA PULB

10-9 MOTOROLA

Table 10-1 MC68HC11A8 Instructions, Addressing Modes, and Execution Times (Sheet 5 of 6)

| Operation | Boolean Expression | Addressing | Machir | Machine Coding | s | ә | Cycle | , Cycle Condition Code |
|-------------|--------------------|------------|--------|----------------|-----|----------|--------|--|
| | | Mode for | (Неха | (Hexadecimal) | yte | λcן | þ | |
| | | Operand | Opcode | Operand(s) | 8 | o | Cycle* | Opcode Operand(s) ^m C Cycle* SXHINZVC |
| state Right | | ΤXΞ | 76 | 76 hh | ٣. | g | ς. | 3 6 5-8 |

| Source Form(s) | Operation | Boolean Expression | Addressing Mode for | Machir (Hexa | Machine Coding (Hexadecimal) | S91 | Cycle | Condition Codes |
|-------------------|----------------------------|---|---|--|---------------------------------|----------------|-------------------|--|
| | | | Operand | Opcode | Opcode Operand(s) | - 1 | 0 | SXHINZVC |
| ROR (opr) | Rotate Right | 1 | EXT ND:X ND:X | 76 66 1 | = £ = = | 3 2 8 | 6-3 | ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ ♦ |
| RORB | | 98 | N N | 3 4 % | | | | |
| RTI | Return from Interrupt | See Special Ops | ¥ | 3B | | 1 12 | 2-14 | \$\p\$\$\$\$\$ |
| RTS | Return from Subroutine | se Special Ops | Ŧ | 39 | | 1 | | |
| SBA | Subtract B from A | -B → A | Ŧ | 10 | | _ | + | |
| SBCA (opr) | Subtract with Carry from A | A – M – C → A | A IMM A DIR A EXT | 8 8 8 | = = 8 f | 226 | £ 4 ç | \$ \$ \$ \$ |
| | | | A IND,X | 18 A2 | | | | |
| SBCB (opr) | Subtract with Carry from B | $B-M-C \rightarrow B$ | B IMM | 22 | := PO | 2 2 3 3 | | \$\$\$\$ |
| | | | X X X X X X X X X X X X X X X X X X X | 12 22 | = !£ = = | 444 | 2-5 | |
| SEC | Set Carry | 1 ↑ C | NH NH | | | | + | 11 |
| SEI | Set Interrupt Mask | <u>_</u> | Ī | OF | | 1 | \vdash | 1 |
| SEV | Set Overflow Flag | | Ī | 80 | | 1 | H | 1- |
| STAA (opr) | Store Accumulator A | | A DIR | 97 B7 | = 8£: | ω 4 · | 5-3 | -0\$\$ |
| | | | A IND, X | A7 18 A7 | = = | 3 6 | | |
| STAB (opr) | Store Accumulator B | B ↑ M | B DIR B EXT | D7 F7 | = ### | 0.00 | 2-4-2 5-3-3 | -0 ↓ ↓ |
| | | | B IND,Y | 18 E7 | # | | | |
| STD (opr) | Store Accumulator D | $A \rightarrow M$, $B \rightarrow M + 1$ | EXT EXT X | 85 | = 8±* | 4 10 1 | 4 5 6 | -0 \$\$ |
| | | | X >: QN | 18 ED | = *= | | - | |
| STOP | Stop Internal Clocks | | Ŧ | S | | 1 | - | |
| STS (opr) | Store Stack Pointer | SP → M:M + 1 | EXT EXT TON TON TON TON TON TON TON TON TON TO | 9F BFPdd 18 AF# | = 785 = = | 4 6 6 9 | 5-5 6-8 7-7 | -0 |
| STX (opr) | Store Index Register X | IX → M:M + 1 | EXT ND:X | 84 = # | = 8£== | 4 6 6 6 | 4-4 6-8 7-7 | - O D D |
| STY (opr) | Store Index Register Y | IY → M:M + 1 | DIS X | 18 DF dd 18 FF hh 18 EF # | = 85±± | 2000 | 5-7 6-9 7-7 | -0 \$\$ |
| SUBA (opr) | Subtract Memory from A | A - M → A | A A IMM A DIR A IND,X ND,X | 80 80 80 80 80 80 80 80 80 80 80 80 80 8 | = 85== | 00000 0044E | | ♦ ♦ ♦ • • • • • • • • • • • • • • • • • • |
| SUBB (opr) | Subtract Memory from B | B → M → B | B IMM B DIR B EXT B IND,X B IND,X | CO iii F0 hh | = 85±= | | | ↔ ↔ ↔ + + <p< td=""></p<> |
| SUBD (opr) | Subtract Memory from D | D – M:M + 1 → D | IMM DIR EXT X,X | 83 83 83 83 83 83 83 84 83 84 83 84 83 84 84 84 84 84 84 84 84 84 84 84 84 84 | =B=== | 40000 | | ♦ ♦ ♦ • • • • • • • • • • • • • • • • • • |
| SWI | Software Interrupt | See Special Ops | NH. | 3F | | 1 14 | + | 1 |
| TAB | Transfer A to B | ↑B | INT | 16 | | 1 2 | Н | -0¢\$ |
| TAP | Transfer A to CC Register | → CCR | Ŧ | 90 | | 1 2 | 4 | \$ \C\$ \C\$ \C\$ |
| TBA | TEA Transfer B to A | B → A INH 17 | IN S | 17 | | - 5 | 2-1 | 1 2 2-1¢¢o- |

*Cycle-by-cycle number provides a reference to Tables 10-2 through 10-8 which detail cycle-by-cycle operation. Example: Table 10-1 Cycle-by-Cycle column reference number 2-4 equals Table 10-2 line item 2-4.

MC68HC11A8 **TECHNICAL DATA** CPU, ADDRESSING MODES, AND INSTRUCTION SET MOTOROLA

Table 10-1 MC68HC11A8 Instructions, Addressing Modes, and Execution Times (Sheet 6 of 6)

В

| Source Form(s) | Operation | Boolean Expression | Addressing Mode for | Machir (Hexa | Machine Coding (Hexadecimal) | ytes |) Acle | Cycle | Condition Codes |
|-------------------|-----------------------------|--------------------|------------------------|-----------------|---------------------------------|------|-----------|--------|-----------------|
| | | | Operand | Opcode | Opcode Operand(s) | 8 | ၁ ၁ | Cycle* | SXHINZVC |
| TEST | TEST (Only in Test Modes) | Address Bus Counts | IN | 00 | | - | * | 2-20 | |
| TPA | Transfer CC Register to A | CCR → A | NH. | 10 | | - | 2 | 2-1 | |
| TST (opr) | Test for Zero or Minus | M-0 | EXT | 7D | 7Dhh II | 8 | 9 | 5-9 | 00\$\$ |
| | | | X'QN | Q9 | ± | 7 | 9 | 6-4 | |
| | | | ND,Y | 18 6D | = | က | _ | 7-4 | |
| TSTA | | A-0 | HNI Y | 4D | | 1 | 2 | 2-1 | 00\$\$ |
| TSTB | | B-0 | BINH | 2D | | - | 2 | 2-1 | 00\$\$ |
| TSX | Transfer Stack Pointer to X | SP + 1 → IX | HNI | 30 | | - | 3 | 2-3 | |
| TSY | Transfer Stack Pointer to Y | SP + 1 → IY | IN | 18 30 | | 2 | 4 | 2-5 | |
| TXS | Transfer X to Stack Pointer | IX – 1 → SP | INH | 35 | | - | 8 | 2-2 | |
| TYS | Transfer Y to Stack Pointer | IY – 1 → SP | INH | 18 35 | | 2 | 4 | 2-4 | |
| WAI | Wait for Interrupt | Stack Regs & WAIT | INH | 3E | | - | : | 2-16 | |
| XGDX | Exchange D with X | IX → D, D → IX | INH | 8F | | - | 8 | 2-2 | |
| XGDY | Exchange D with Y | IY → D, D → IY | IN. | 18 8F | | 2 | 4 | 2-4 | |
| | | | | | | İ | l | | |

'Cycle-by-cycle number provides a reference to Tables 10-2 through 10-8 which detail cycle-by-cycle operation. Example: Table 10-1 Cycle-by-Cycle column reference number 2-4 equals Table 10-2 line item 2-4.

**Infinity or Until Reset Occurs

***12 Cycles are used beginning with the opcode fetch. A wait state is entered which remains in effect for an integer number of MPU E-clock cycles (n) until an interrupt is recognized. Finally, two additional cycles are used to fetch the appropriate interrupt vector (14 + n total).

두 := := ★ = m

= 8-Bit Direct Address (\$0000 –\$00FF) (High Byte Assumed to be \$00)
= 8-Bit Positive Offset \$00 (0) to \$FF (255) (Is Added to Index)
= 8-Bit Positive Offset \$00 (0) to \$FF (255) (Is Added to Index)
= 1-Bit Droter Byte of 16-Bit Extended Address
= 1-Bit Order Byte of 16-Bit Immediate Data
= 1-Bit Order Byte of 16-Bit Immediate Data
= Low Order Byte of 16-Bit Immediate Data
= Low Order Byte of 16-Bit Extended Address
m = 8-Bit Bit Mask (Set Bits to be Affected)
= Signed Relative Offset \$80 (-128) to \$FF (+127)
(Offset Relative to the Address Following the Machine Code Offset Byte)

CPU, ADDRESSING MODES, AND INSTRUCTION SET

TECHNICAL DATA

MOTOROLA

10-11

C 68HC11 Vectors

The permanent vectors in ROM location \$FFD6...\$FFFD point to locations 3 bytes apart in RAM. After a reset, BUFFALO fills the locations pointed at with the opcode for a JMP instruction and the following two locations with another default vector. These vectors are located in RAM so that the user can manipulate them. The standard BUFFALO in a system with an A8 or E8 68HC11 has its vectors located in memory region \$00C4 to \$00FF. An F1 system running the RMIT/cse BUFFALO 3.4 has its vectors located \$300 bytes higher at the top of its internal 1K of RAM, in memory region \$03C4 to \$03FF. An F1 system running the UoW BUFFALO 3.2 has its vectors located in memory region \$7E00 to \$7E3B.

For the case of the IRQ vector, the actions of the reset code in BUFFALO are now described for the standard A8 and E8 system with the F1 alternatives shown within (brackets).

The ROM locations \$FFF2&\$FFF3 contain \$00EE (\$03EE for the RMIT/cse F1/buf34 system or \$7E2A for the UoW F1/buf32 system) and BUFFALO reset code will write \$7E (JMP absolute) into RAM location \$00EE (\$03EE or \$7E2A for the F1 systems), and then also write a suitable default destination for the JMP into the two following locations \$00EF&\$00FO (\$03EF&\$03FO or \$7E2B&\$7E2C). The label UVIRQ is assigned to location \$00EF=\$00EE+1 (\$03EF=\$03EE+1 or \$7E2B=\$7E2A+1) to indicate that this is the vector that the user may adjust to handle IRQ events.

The comments in file vectors from the mirriwinni anonymous ftp site can be used to define the 68HC11 vectors for a particular system. In particular, uncomment the line

VBASE EQU \$03C4

if you wish to use this set of definitions for program development on the F1 board using an RMIT/CSE BUFFALO. A copy is now included.

C.1 Jump Vectors

```
*********************************
* This file provides vector definitions for systems using either the
* standard buffalo (e.g. EVBU or systems with buffalo in internal ROM) or *
* the modified buffalo used in the Uni. of Wollongong F1 systems.
* Sources: buffalo listing files. *
                                                                    *
* Version 1.0, 13
                 July 1995 phillip@rmit.edu.au
* Version 1.1, 7 August 1996 phillip@rmit.edu.au
* Version 1.2, 25 August 1996 phillip@rmit.edu.au
*************************
** Uncomment ---ONE--- of the following EQU assembler directives to
** the location of interrupt vectors, according to which system and BUFFALO
** version you have.
**-->> using EVBU or 68HC11A8 or 68HC11E9 based system
*VBASE
      EQU
               $00C4
**-->> using University of Wollongong 68HC11F1 system running BUFFALO v3.2
                                           as modified by Pete Dunster
*VBASE
        EQU
               $7E00
**-->> using University of Wollongong 68HC11F1 system running BUFFALO v3.4
                                       as modified by Phillip Musumeci
*VBASE
       EQU
               $03C4
* RESET HANDLING
* (1) Reset note for systems using a standard buffalo
     (e.g. 68HC11A8 & 68HC11E9 systems with buffalo in internal ROM):
     The program buffalo checks the value of port E, bit 1, at reset and
     if this bit =1, buffalo continues with execution of code in the
     onboard EEPROM device starting at location $B600. Alternatively,
     normal execution of buffalo occurs. A copy of the relevant part at
     the start of buffalo that does this is included:
* e000 ce 10 0a
                  BUFFALO LDX
                               #PORTE
* e003 1f 00 01 03
                         BRCLR 0,X $01 BUFISIT if bit 0 of port e is 1
* e007 7e b6 00
                         JMP
                               $B600
                                              then jump to EEPROM start
  (2) Reset note for University of Wollongong systems using a modified
     buffalo (either the UoW or RMIT/cse version):
     After initialising all of the on-chip resources and relocating the
     EEPROM to $EE00..$EFFF, the system does a few writes to locations
     $18xx as it initialises optional motor drive hardware.
```

```
* PART 1 --- vectors in RAM
*********************************
* INTERRUPT HANDLING
* The MC68HC11 interrupt and reset vectors are defined at the top of memory
        locations $FFD6..$FFFF, and the buffalo monitor program handles
* these as follows:
*(from the listing file buf32.1st
                                        *(from the listing file buf32f1.lst for
* for 68HC11A8 and 68HC11E9 systems)
                                        * 68HC11F1 Uni. of Wollongong system)
* ffd6 00 c4
                                JSCI
                                         | ffd6 7e 00
                                                         VSCI
                                                                  FDB
                VSCI
                         FDB
                                                                         JSCI
* ffd8 00 c7
                VSPI
                         FDB
                                JSPI
                                         | ffd8 7e 03
                                                         VSPI
                                                                  FDB
                                                                         JSPI
* ffda 00 ca
                VPAIE
                         FDB
                                JPAIE
                                         | ffda 7e 06
                                                         VPAIE
                                                                  FDB
                                                                         JPAIE
* ffdc 00 cd
                VPAO
                         FDB
                                JPAO
                                         | ffdc 7e 09
                                                         VPAO
                                                                  FDB
                                                                         JPA0
                                          ffde 7e 0c
* ffde 00 d0
                VTOF
                         FDB
                                JTOF
                                                         VTOF
                                                                  FDB
                                                                         JTOF
* ffe0 00 d3
                VTOC5
                         FDB
                                          ffe0 7e Of
                                                         VTOC5
                                                                  FDB
                                JTOC5
                                                                         JT0C5
* ffe2 00 d6
                VTOC4
                         FDB
                                JT0C4
                                          ffe2 7e 12
                                                         VTOC4
                                                                  FDB
                                                                         JT0C4
* ffe4 00 d9
                VTOC3
                         FDB
                                JT0C3
                                         | ffe4 7e 15
                                                         VTOC3
                                                                  FDB
                                                                         JT0C3
* ffe6 00 dc
                VTOC2
                         FDB
                                JTOC2
                                         | ffe6 7e 18
                                                         VTOC2
                                                                  FDB
                                                                         JT0C2
* ffe8 00 df
                VTOC1
                         FDB
                                JTOC1
                                         | ffe8 7e 1b
                                                         VTOC1
                                                                  FDB
                                                                         JTOC1
* ffea 00 e2
                VTIC3
                         FDB
                                JTIC3
                                         I ffea 7e 1e
                                                         VTIC3
                                                                  FDB
                                                                         JTIC3
* ffec 00 e5
                                         | ffec 7e 21
                VTIC2
                         FDB
                                JTIC2
                                                         VTIC2
                                                                  FDB
                                                                         JTIC2
                                          ffee 7e 24
* ffee 00 e8
                VTIC1
                         FDB
                                JTIC1
                                                         VTIC1
                                                                  FDB
                                                                         JTIC1
* fff0 00 eb
                VRTI
                         FDB
                                JRTI
                                          fff0 7e 27
                                                         VRTI
                                                                  FDB
                                                                         JRTI
* fff2 00 ee
                VIRQ
                         FDB
                                          fff2 7e 2a
                                                                  FDB
                                JIRQ
                                                         VIRQ
                                                                         JIRQ
* fff4 00 f1
                                          fff4 7e 2d
                VXIRQ
                         FDB
                                                         VXIRQ
                                                                  FDB
                                JXIRQ
                                                                         JXIRQ
* fff6 00 f4
                VSWI
                         FDB
                                JSWI
                                          fff6 7e 30
                                                         VSWI
                                                                  FDB
                                                                         JSWI
* fff8 00 f7
                VILLOP
                         FDB
                                JILLOP
                                         | fff8 7e 33
                                                         VILLOP
                                                                  FDB
                                                                         JILLOP
* fffa 00 fa
                VCOP
                         FDB
                                JCOP
                                         | fffa 7e 36
                                                         VCOP
                                                                  FDB
                                                                         JCOP
* fffc 00 fd
                VCLM
                         FDB
                                JCLM
                                         | fffc 7e 39
                                                         VCLM
                                                                  FDB
                                                                         JCLM
*(from the listing file buf34.1st
* 68HC11F1 Uni. of Wollongong system)
* ffd6 03 c4
                VSCI
                         FDB
                                JSCI
* ffd8 03 c7
                VSPI
                         FDB
                                JSPI
* ffda 03 ca
                VPAIE
                         FDB
                                JPAIE
* ffdc 03 cd
                         FDB
                VPAO
                                JPA0
* ffde 03 d0
                VTOF
                         FDB
                                JTOF
* ffe0 03 d3
                VTOC5
                         FDB
                                JT0C5
* ffe2 03 d6
                VTOC4
                         FDB
                                JT0C4
* ffe4 03 d9
                VTOC3
                         FDB
                                JT0C3
* ffe6 03 dc
                VTOC2
                         FDB
                                JTOC2
* ffe8 03 df
                VTOC1
                         FDB
                                JTOC1
* ffea 03 e2
                VTIC3
                         FDB
                                JTIC3
* ffec 03 e5
                VTIC2
                         FDB
                                JTIC2
* ffee 03 e8
                VTIC1
                         FDB
                                JTIC1
* fff0 03 eb
                VRTI
                         FDB
                                JRTI
* fff2 03 ee
                         FDB
                VIRQ
                                JIRQ
```

* fff4 03 f1

* fff6 03 f4

FDB

FDB

JXIRQ

JSWI

VXIRQ

VSWI

```
* fff8 03 f7
                 VILLOP
                          FDB
                                  JILLOP
* fffa 03 fa
                 VCOP
                          FDB
                                  JCOP
* fffc 03 fd
                 VCLM
                          FDB
                                  JCLM
* fffe dc 00
                 VRST
                          FDB
                                  BUFFALO |
```

* Observe that the vectors have been standardised for all buffalo versions \ast e.g. the vector VCLM is at location \$FFFC in $__all__$ cases.

* After a reset, buffalo initialises the region of ram that contains labels * JSCI through to JCLM so that each entry contains a JMP opcode followed by * a two byte operand specifying the destination STOPIT (to see how this is * initialised, look at the listing file at label VECINIT). The code at * STOPIT causes the 68HC11 to execute a STOP instruction so the default * behaviour of the 68HC11 board when an unexpected interrupt occurs is to * just STOP! For example, this is achieved for an IRQ by having memory * location at label JIRQ contain byte \$7E (a JMP opcode) and the two memory * locations at label UVIRQ contain the address of the STOPIT code. If you * wish, you can use the buffalo M command to have a look at memory contents * at location \$00EE (location \$7e2a for the F1 system) or better still, use * the asm command to disassemble code at this location.

* When you wish to run your own interrupt handler, you need to initialise the appropriate UVxxx vector e.g. to handle IRQ interrupts yourself, you simply have to store the address of your IRQ handler in location UVIRQ with code similar to "LDX #myIRQcode" followed by "STX UVIRQ" (enabling interrupts with a "CLI" would probably come in handy, too). The EQU assembler directives below the various interrupt vectors that you might need to use.

*

VOFF EQU 3 each JMP opcode and destination operand takes 3 bytes

EQU JSCI VOFF*O+VBASE EQU UVSCI VOFF*0+VBASE+1 EQU JSPI VOFF*1+VBASE UVSPI EQU VOFF*1+VBASE+1 **JPAIE** EQU VOFF*2+VBASE UVPAIE EQU VOFF*2+VBASE+1 EQU JPAO VOFF*3+VBASE UVPAO EQU VOFF*3+VBASE+1 **JTOF** EQU VOFF*4+VBASE UVTOF EQU VOFF*4+VBASE+1 JT0C5 EQU VOFF*5+VBASE UVTOC5 EQU VOFF*5+VBASE+1 JT0C4 EQU VOFF*6+VBASE UVTOC4 EQU VOFF*6+VBASE+1 JT0C3 EQU VOFF*7+VBASE UVTOC3 EQU VOFF*7+VBASE+1 JT0C2 EQU VOFF*8+VBASE UVTOC2 EQU VOFF*8+VBASE+1 EQU JTOC1 VOFF*9+VBASE UVTOC1 EQU VOFF*9+VBASE+1

| JTIC3 | EQU | VOFF*10+VBASE |
|----------|-----|-----------------|
| UVTIC3 | EQU | VOFF*10+VBASE+1 |
| JTIC2 | EQU | VOFF*11+VBASE |
| UVTIC2 | EQU | VOFF*11+VBASE+1 |
| JTIC1 | EQU | VOFF*12+VBASE |
| UVTIC1 | EQU | VOFF*12+VBASE+1 |
| JRTI | EQU | VOFF*13+VBASE |
| UVRTI | EQU | VOFF*13+VBASE+1 |
| JIRQ | EQU | VOFF*14+VBASE |
| UVIRQ | EQU | VOFF*14+VBASE+1 |
| JXIRQ | EQU | VOFF*15+VBASE |
| UVXIRQ | EQU | VOFF*15+VBASE+1 |
| JSWI | EQU | VOFF*16+VBASE |
| UVSWI | EQU | VOFF*16+VBASE+1 |
| JILLOP | EQU | VOFF*17+VBASE |
| UVILLOP | EQU | VOFF*17+VBASE+1 |
| JCOP | EQU | VOFF*18+VBASE |
| UVCOP | EQU | VOFF*18+VBASE+1 |
| JCLM | EQU | VOFF*19+VBASE |
| UVCLM | EQU | VOFF*19+VBASE+1 |
| J | | |

C.2 Buffalo Entry Points

```
*********************************
* PART 2 --- entry points in ROM
********************************
* BUFFALO SUBROUTINES FOR GENERAL USE
* The advantage of accessing the routines within buffalo via these entry
* points is that successive versions of buffalo will retain this set of
* entry points even though changes within buffalo may change the subroutine
* start addresses.
.WARMST EQU
                       ; = JMP MAIN
               $FF7C
                       ; Warm start for BUFFALO
                       ; Go to ">" prompt point and skip start up message
.BPCLR EQU
               $FF7F
                       ; = JMP BPCLR
                       ; Clear breakpoint table
.RPRINT EQU
               $FF82
                       ; = JMP RPRINT
                       ; Display user registers
                       ; = JMP HEXBIN
.HEXBIN EQU
               $FF85
                       ; Convert ascii hex char in A to 4-bit binary number.
                       ; Shift binary number into SHFTREG from the right.
                       ; SHFTREG is a 2-byte (4 hex digits) buffer. If A
                       ; register did not contain a hex character, location
                       ; TMP1 is incremented and SHFTREG is unchanged.
                       ; = JMP BUFFARG
.BUFFAR EQU
               $FF88
                       ; Read 4-digit hex argument from input buffer
                       ; into SHFTREG.
.TERMAR EQU
               $FF8B
                       ; = JMP TERMARG
                       ; Read 4-digit hex argument from terminal device
                       ; into SHFTREG.
                       ; = JMP CHGBYT
.CHGBYT EQU
               $FF8E
                       ; Write value from location SHFTREG+1 to memory
                       ; location pointed to by X (handles EEPROM writes).
                       ; = JMP READBUFF
.READBU EQU
               $FF91
                       ; Read next character from buffer INBUFF.
.INCBUF EQU
               $FF94
                        = JMP INCBUFF
                       ; Increment pointer to input buffer.
.DECBUF EQU
               $FF97
                       ; = JMP DECBUFF
                       ; Decrement pointer to input buffer.
                       ; = JMP WSKIP
.WSKIP EQU
               $FF9A
                       ; Read input buffer until non-whitespace char found.
.CHKABR EQU
               $FF9D
                       ; = JMP CHKABRT
                       ; Monitor input for C-x, DELETE, or C-w requests.
```

| .UPCASE EQU | \$FFAO | <pre>; = JMP UPCASE ; Convert any lower case alphabetic character in ; register A to upper case.</pre> |
|----------------------------|------------------|--|
| .WCHEK EQU | \$FFA3 | <pre>; = JMP WCHEK ; Test character in register A and return Z bit set ; if character is white space (SPACE, COMMA, TAB).</pre> |
| .DCHEK EQU | \$FFA6 | <pre>; = JMP DCHEK ; Test character in register A and return Z bit set ; if character is delimiter (RETURN or white space).</pre> |
| .INIT EQU | \$FFA9 | ; = JMP INIT |
| .INPUT EQU | \$FFAC | <pre>; initialize i/o device ; = JMP INPUT</pre> |
| .OUTPUT EQU | \$FFAF | <pre>; read from i/o device to register A ; = JMP OUTPUT</pre> |
| · | | ; write register A to i/o device |
| .OUTLHL EQU | \$FFB2 | ; = JMP OUTLHLF xxxx ; Convert left nibble of register A contents to ; hex digit and output to terminal port. (A destroyed) |
| OUTRHL EQU | \$FFB5 | <pre>; = JMP OUTRHLFxxxx ; Convert right nibble of register A contents to ; hex digit and output to terminal port. (A destroyed)</pre> |
| .OUTA EQU | \$FFB8 | <pre>; = JMP OUTA ; Output character in register A to terminal. ; A,B,X are preserved. Y is not used. ; Location CHRCNT incremented.</pre> |
| .OUT1BY EQU | \$FFBB | ; = JMP OUT1BYT display the hex value of byte at X ; outputs hex representing byte at memory location ; pointed at by X . |
| .OUT1BS EQU | \$FFBE | ; On Exit: X incremented, A is preserved. ; = JMP OUT1BSP ; as for OUT1BYT, and output a trailing SPACE char. |
| .OUT2BS EQU | \$FFC1 | ; On exit: X incremented, A = \$20. ; = JMP OUT2BSP == JSR OUT1BYT and then JSR OUT2BSP. |
| .OUTCRL EQU | \$FFC4 | ; = JMP OUTCRLF carr ret, line feed to terminal |
| .OUTSTR EQU .OUTSTO EQU | \$FFC7 \$FFCA | ; = JMP OUTSTRG display string at X (term with \$04) ; = JMP OUTSTRGO outstrg with no initial carr ret |
| .INCHAR EQU | \$FFCD | ; = JMP INCHAR wait for and input a char from term ; (this routine loops until character is received) |
| .VECINT EQU | \$FFD0 | <pre>; = JMP VECINIT ; This routine is used during initialize to preset</pre> |

```
; the indirect vector area in RAM. This routine or ; a similar routine should be included in a user ; program which is invoked by the jump to EEPROM ; start address of BUFFALO.
```

* Alternative names for some of the above routines:

| INCHR UPCASE | | \$FFCD \$FFAO | | inputs character from user console to A converts char in A to upper case |
|----------------------------|------------|----------------------------|---|---|
| OUTCHR | EQU | \$FFB8 | ; | Output character in register A to terminal. A,B,X are preserved. Y is not used. Location CHRCNT incremented. |
| OUTLHL OUTRHL | EQU EQU | \$FFB2 \$FFB5 | | output left nibble of A as ASCII char (A destroyed) output right nibble of A as ASCII char (A destroyed) |
| OUTSTR | EQU | \$FFCA | ; | outputs ASCII string from memory pointed at by X. On entry: X points to string start address. The string must terminate with an EOT char on exit: A is preserved, X points to EOT (\$04) char |
| NLSTR | EQU | \$FFC7 | | as for OUTSTR but first output a New Line. On exit: A is destroyed. |
| OUTCRL OUTCRLF NLOUT | • | \$FFC4 \$FFC4 \$FFC4 | ; | <pre>output CR followed by LF. On exit: A = CR as for OUTCRL as for OUTCRL</pre> |
| OUT1BYT | EQU | \$FFBB | ; | outputs hex representing byte at memory location pointed at by X. |
| OUT1BSP | EQU | \$FFBE | ; | On Exit: X incremented, A is preserved. as for OUT1BYT, and output a trailing SPACE char. |
| OUT2BSP | EQU | \$FFC1 | | On exit: X incremented, A = \$20. = JSR OUT1BYT then JSR OUT2BSP. |
| | | a "JMP W <i>A</i> | R | re-entry point for the buffalo monitor "I" to exit from your program and restart buffalo. "************************************ |

D Monitor Symbol Definitions

Files symbols.e9, symbols.f1w, and symbols.f1p contain definitions of important 68HC11 IO registers and variables for A8/E9 systems, UoW F1 BUFFALO 3.2 systems, and RMIT/cse F1 BUFFALO 3.4 systems, respectively. Current copies can be obtained from ftp://mirriwinni.cse.rmit.edu.au/pub/uP/68HC11.local.

A copy of file symbols.flp for an RMIT/cse BUFFALO 3.4 system is included here.

D.1 F1 symbols

```
* This file provides symbol definitions for systems using the 68HC11F1 with
* buffalo 3.4 as modified by Phillip Musumeci.
* Provided are:
  1) Memory location symbols
  2) Register Addresses
* Sources: modified buffalo revision 3.4 source code;
         MC68HC11F1 Technical Data booklet and MC68HC11 Reference Manual;
         various data sheets.
* Unified version 1.2.1 (built with m4), 2-october-1996 phillip@rmit.edu.au
* MEMORY LOCATION - 68HC11 F1 in University of Wollongong "F1 board" using
                  modified buffalo 3.4.
*NOTES: 1 The 68HC11F1 has internal RAM $0000..$03FF which overlays anything
         in the external memory map. BUFFALO uses only $032D..$03FF and
         does not depend on any external RAM.
       2 At startup, the modified buffalo relocates internal 68HC11 EEPROM
         to a position where it overlays a 512 byte window in the external
         EPROM space.
       3 The IO devices and CSIO1 and CSIO2 are mapped to memory region
         $1xxxx i.e. PORTA is at location $1000. The CSIOx chip selects
         are active low, with CSI01=$1080..$17FF and CSI02=$1800..$1FFF.
       EQU
RAMBS
              $0000
                            start of RAM
BUFRAM EQU
              $032D
                            buffalo uses RAM at $032D..$03FF
STREE
       EQU
              $EE00
                            start of 68HC11F1 onboard EEPROM (relocated)
                              end of 68HC11F1 onboard EEPROM
ENDEE
       EQU
              $EFFF
                            start of 68HC11F1 external EPROM
ROMBS
       EQU
              $8000
```

* A NOTE ON PORTS

- * If the 68HC11 is configured as a stand alone system (e.g. a Motorola EVBU
- * board where there is no external memory), then the user may access ports
- * B and C. If the 68HC11 is running with an external memory system
- * (e.g. the Wollongong F1 board), then the pins reserved for ports B and C
- * (and F) are now being used by the external memory system and are
- * obviously unavailable for interfacing.

* PERIPHERALS

REGBS EQU \$1000

start of 68HC11 onboard peripheral registers

* Parallel I/O ports (68HC11F1 only).

```
PORTA
        EQU
                REGBS+$00
                                 port A
DDRA
        EQU
                REGBS+$01
                                 port A data direction
PORTG
        EQU
                REGBS+$02
                                 port G
DDRG
        EQU
                REGBS+$03
                                 port G data direction
        EQU
PORTB
                REGBS+$04
                                 port B
        EQU
PORTF
                REGBS+$05
                                 port F
                                 port C
        EQU
PORTC
                REGBS+$06
                                 port C data direction
DDRC
        EQU
                REGBS+$07
PORTD
        EQU
                REGBS+$08
                                 port D
DDRD
        EQU
                REGBS+$09
                                 port D data direction
PORTE
        EQU
                REGBS+$0A
                                 input port E
```

 $\boldsymbol{*}$ Timers, counters, and things.

| CFORC | EQU | REGBS+\$0B | compare force register |
|-------|-----|------------|--|
| OC1M | EQU | REGBS+\$0C | OC1 action mask register |
| OC1D | EQU | REGBS+\$OD | OC1 action data register |
| TCNT | EQU | REGBS+\$0E | timer counter register |
| TIC1 | EQU | REGBS+\$10 | input capture 1 register |
| TIC2 | EQU | REGBS+\$12 | input capture 2 register |
| TIC3 | EQU | REGBS+\$14 | input capture 3 register |
| TOC1 | EQU | REGBS+\$16 | output compare 1 register |
| TOC2 | EQU | REGBS+\$18 | output compare 2 register |
| TOC3 | EQU | REGBS+\$1A | output compare 3 register |
| TOC4 | EQU | REGBS+\$1C | output compare 4 register |
| TOC5 | EQU | REGBS+\$1E | output compare 5 register |
| TCTL1 | EQU | REGBS+\$20 | timer control register 1 |
| TCTL2 | EQU | REGBS+\$21 | timer control register 2 |
| TMSK1 | EQU | REGBS+\$22 | timer interrupt mask register 1 |
| TFLG1 | EQU | REGBS+\$23 | timer interrupt flag register 1 |
| TMSK2 | EQU | REGBS+\$24 | timer interrupt mask register 2 |
| TFLG2 | EQU | REGBS+\$25 | timer interrupt flag register 2 |
| PACTL | EQU | REGBS+\$26 | <pre>pulse accumulator control register (contains DDRA7)</pre> |
| PACNT | EQU | REGBS+\$27 | pulse accumulator count register |

```
* Serial peripheral interface.
```

```
SPCR EQU REGBS+$28 SPI control register SPSR EQU REGBS+$29 SPI status register SPDR EQU REGBS+$2A SPI data register
```

* Asynchronous serial port.

| BAUD | EQU | REGBS+\$2B | SCI baud register |
|-------|-----|------------|------------------------|
| SCCR1 | EQU | REGBS+\$2C | SCI control register 1 |
| SCCR2 | EQU | REGBS+\$2D | SCI control register 2 |
| SCSR | EQU | REGBS+\$2E | SCI status register |
| SCDAT | EQU | REGBS+\$2F | SCI data register |
| SCDR | EQU | REGBS+\$2F | SCI data register |

* Analogue to digital convertor.

| ADCTL | EQU | REGBS+\$30 | A/D control register |
|-------|-----|------------|-----------------------|
| ADR1 | EQU | REGBS+\$31 | A/D result register 1 |
| ADR2 | EQU | REGBS+\$32 | A/D result register 2 |
| ADR3 | EQU | REGBS+\$33 | A/D result register 3 |
| ADR4 | EQU | REGBS+\$34 | A/D result register 4 |

--*-*-*-*-*-*-*-*-*-*-*-*

- * MC68HC11 configuration and operation mode registers
- * (best accessed _only_ when you are experienced)

```
BPROT
        EQU
                        block_protect[0 0 0 PTCON BPRT3 BPRT2 BPRT1 BPRT0]
            REGBS+$35
OPT2
        EQU
            REGBS+$38
                        bits[portG_Wire-OR portC_Wire-OR CLK4X 0 0 0 0 0]
        EQU
                        sys_config[ADPU CSEL IRQE DLY CME FCME CR1 CR0]
OPTION
            REGBS+$39
       EQU
                        COP_timer_register[7 6 5 4 3 2 1 0]
COPRST
            REGBS+$3A
        EQU
                        eeprom_control[ODD EVEN O BYTE ROW ERASE EELAT EEPGM]
PPROG
            REGBS+$3B
HPRIO
        EQU
            REGBS+$3C
                        bits[RBOOT SMOD MDA IRV PSEL3 PSEL2 PSEL1 PSEL0]
INIT
        EQU
            REGBS+$3D
                        bits[RAM_addr bits 3 2 1 0 ; IO_REG_addr bits 3 2 1 0]
                        bits[TILOP O OCCR CBYP DISR FCM FCOP O]
TEST1
        EQU
            REGBS+$3E
       EQU
            REGBS+$3F
                        bits[EE3 EE2 EE1 EE0 1 NOCOP 1 EEON]
CONFIG
```

* 68HC11F1-specific registers

* New signals: CSIO1 allows expansion of peripherals in \$x060..\$x7ff

* CSIO2 allows expansion of peripherals in \$x800..\$xfff

* CSPROG is used with external memory holding vectors

* CSGEN is a general purpose chip select (flexible)

*

Chip Select Clock Stretch Select

CSSTRH EQU REGBS+\$5C bits[I01SA I01SB I02SA I02SB GSTHA GSTHB PSTHA PSTHB]

* Chip Select Control

CSCTL EQU REGBS+\$5D bits[I01EN I01PL I02EN I02PL GCSPR PCSEN PSIZA PSIZB]

```
General Purpose Chip Select Address Register
CSGADR
      EQU
           REGBS+$5E
                     bits[GA15 GA14 GA13 GA12 GA11 GA10 - -]
                     General Purpose Chip Select Size Control
           REGBS+$5F
                     bits[IO1AV IO2AV - GNPOL GAVLD GSIZA GSIZB GSIZC]
CSGSIZ
       EQU
*********************************
* ASCII character constants and
* buffalo control characters (interpreted when you are entering commands)
       EQU
              'A-$40
CTLA
                             C-a = exit host or assembler
              'B-$40
CTLB
       EQU
                             C-b = send break to host
       EQU
              'W-$40
                             C-w = wait
CTLW
CTLX
       EQU
              'X-$40
                             C-x = abortuser input to buffalo
DEL
       EQU
                             DELETE = abortuser input to buffalo
              $7F
* the EOT character represents the end-of-string for subroutine OUTSTR so
* when it is detected as the next character to output, OUTSTR terminates.
                             end of text/table
EOT
       EQU
              'D-$40
*********************************
* selected OPCODES bytes
OPCSWI EQU
              $3F
                             Software Interrupt
                                               (3F)
OPCJMP EQU
              $7E
                                               (7E hh 11)
                             Jump
OPCJSR EQU
              $BD
                                               (BD hh 11)
                             Jump to subroutine
*************************************
* buffalo serial comms input/output related memory flags
            board with RMIT/cse buffalo 3.4
*** using F1
SBASE
       EQU
              $03A6
                             location of serial IO control flag bytes
AUTOLF
      EQU
              SBASE+0
                             auto lf flag for i/o
       EQU
                             O=sci, 1=acia, 2=duartA, 3=duartB
IODEV
              SBASE+1
                             O=none, 1=acia, 2=duart,
      EQU
              SBASE+2
EXTDEV
                                                     3=duartB
HOSTDE EQU
              SBASE+3
                             0=sci, 1=acia,
HOSTDEV EQU
              SBASE+3
************************************
```

E Makefile Example

This Makefile can be used with the memory test program memtest available from ftp://mirriwinni.cse.rmit.edu.au/pub/uP/68HC11.local/Sources. Note that other Makefile and source files are available.

```
# General 68HC11 Makefile for program development.
# phillip@cse.rmit.edu.au v1.0 15-september-1995
.SUFFIXES: .asm .lst .hex
SHELL=/bin/sh
# help
all:
       @echo "Running the m4 macro processor and as11 cross assembler:"
       @echo " "
       @echo "make FILE.lst --- assemble FILE.asm to produce a listing in"
       @echo "
                               FILE.lst and downloadable hex in FILE.s19"
       @echo "
                               e.g. \"make demo.lst\""
       @echo " "
       @echo "To clean up and delete temporary files:"
       @echo " "
       # file clean ups
       /bin/rm -f *.lst *.hex hex tempasm snapshot.zip
\# This suffix rule describes how a .asm file can be processed by the m4
# macro processor and the as11 cross assembler to produce a .lst file
# and, at the same time, produce a .hex file and a special hex file called
# "hex" with shorter text lines that is suitable for downloading.
.asm.lst:
       m4 $< > tempasm
       as11 tempasm -1 > $*.lst
       mv tempasm.s19 $*.s19
       @ echo " "
       @ echo "Files:"
       @ ls -l $< $*.lst $*.s19
```

F Real-Time Interrupt Example

The following example shows how to setup the real—time interrupt facility to generate regular display of "." characters (one per interrupt) while running BUFFALO in the background. In particular, note the description of how BUFFALO (which is held in ROM) arranges for alternative vectors in RAM to provide us with the flexibility to switch interrupt handling to our own code.

```
*************************************
 File egrti version 1.3 - an example of real-time-interrupt use.
  This source code file is to be processed by m4 and as11.
  Phillip Musumeci, Oct'93/Sept'94/Oct'95.
* This program sets up the 68HC11 real-time-interrupt facility to
* generate interrupts every 32.77ms (= 2^16 / 8MHz) and, in this example,
* a '.' is printed for each interrupt.
*********************************
************************************
                              <--- working on an F1 buffalo 3.4 system
include('vectors')
*******************************
* Timer related defines
       EQU
REGBS
              $1000
                              start of 68HC11 onboard peripheral register
TMSK2
       EQU
              REGBS+$24
                              timer interrupt mask register
TFLG2
       EQU
                              timer interrupt flag register
              REGBS+$25
PACTL
       EQU
              REGBS+$26
                              pulse accumulator control register
***********************************
* Interrupt vector related defines
* The buffalo program in the 68HC11 executes a JMP to program location JRTI
* whenever an RTI interrupt occurs. Location JRTI is in zero-page RAM so
* this means that WE ARE FREE TO STORE WHATEVER INSTRUCTION WE WANT at this
* location. It is customary to have a jump instruction "pointing" to our
* own interrupt routine at this location hence we store the op-code for a
* JMP absolute in location JRTI and then store the address of *our* own
* interrupt routine in locations UVRTI/UVRTI+1 (it is called UVRTI because
* it is a User Vector for the RTI interrupt).
OPJMP
       EQU
               $7E
                              ; opcode for JMP absolute (use later)
                           Vector Postscript
* If we were able to program the contents of the ROM (read only memory) *
st inside the 68HC11 chip ourselves, we could arrange for the vector at st
st location $FFF0/$FFF1 to point to our desired interrupt handler. But st
* when the 68HC11 was manufactured (and the buffalo monitor program was * written into the permanent on-board memory), there was no way to * \,
* arrange for the RTI vector (or any other vector for that matter) to *
```

```
st point to a particular piece of stourst interrupt handler code. So the st
* simplest thing to do was just to arrange for the word at location *
* $FFF0/$FFF1 to contain the address of location JRTI which is read/write *
st memory and leave enough room at this point in memory to hold a JMP st
* SOMEWHERE instruction. Because the JRTI location is in RAM, we can *
* store any instruction that we like at this location.
* In fact, most of the vectors in the top region of the 68HC11's memory *
* space point at JMP instructions in the zero-page memory where the *
* 68HC11 has built-in RAM - you can see the definition of these vectors *
* by using an editor to open file buf32.1st and looking at the last part. *
* Notice how many of the vectors point to places in zero-page RAM that *
* are 3 bytes apart - this is because a JMP SOMEWHERE instruction takes 3 *
* bytes (1 for the JMP absolute op-code and 2 for the absolute address * \times SOMEWHERE). The listing file shows the assembled entry for the Real- *
* Time-Interrupt facility of the 68HC11 as
               fff0 00 eb
                                       VRTI
                                                FDB
                                                       JRTI
                                                                         *
* i.e. location $FFF0/$FFF1 contain the value $00EB. Moving to the start *
* of memory (and the beginning of the file), we see that location JRTI at *
* address $00EB contains
               00eb
                                       JRTI
                                               RMB
                                                     3
* and the following code called SETUP is concerned with (amongst
st things) storing a suitable JMP SOMEWHERE in the 3 bytes of memory st
* reserved at location JRTI.
**********************************
**********************************
* Setup
* 1) initialise the timer hardware to generate regular interrupts at the
    desired time interval,
* 2) set the UVRTI (real-time-interrupt User Vector) to point at the
    desired interrupt handler, and
* 3) enable interrupt processing and return to the buffalo monitor.
               $2000
       org
                               ; ensure IRQs disabled while setting up
setup
       sei
* Setup the timer hardware to generate regular interrupts every 32.77ms.
* choose prescaler=8 for real-time-interrupt
* NOTE- we are not actually achieving the /8 prescaling here because the
       68HC11 locks out setting this register 64 clock cycles after power
```

```
up as a robustness measure. However, this is how it would be done
       if we were writing a real piece of RESET code.
*****
       ldaa
              PACTL
       oraa
              #%11
                             ; set bits(RTR1,RTR0) of PACTL
              PACTL
       staa
* enable the RealTimeInterrupt facility
       ldaa
              TMSK2
       oraa
              #%01000000
                             ; set bit(RTII) in TMSK2
              TMSK2
       staa
* set RTI vector so that our code is run each time
       ldx
              #rtihnd
                             ; set RTI vector
       stx
              UVRTI
              #OPJMP
       ldaa
              JRTI
                             ; ensure a JMP opcode preceeds the RTI vector
       staa
* enable CPU interrupt processing and return to buffalo
* (this means the program at location rtihnd is now being run every
* 32.77ms AND, at the same time, buffalo continues to run.)
       cli
       jmp
              WARM
*********************************
*********************************
* sample interrupt code - this code will be run by each RTI trigger
* (every program using the RTI facility must do this to clear the interrupt
* so that it can re-occur at the next scheduled time instant).
rtihnd ldaa
              TFLG2
                             ; clear RTI IRQ flag
              #%01000000
       oraa
              TFLG2
       staa
* now do something important for this event
* (in this example, we just print a '.' character)
       ldaa
              #'.
                             ; indicate this to user
              OUTCHR
       jsr
* processing finished, return from interrupt
************************************
```

end

G Miscellaneous Information

G.1 RESET Bootup Code in BUFFALO

G.1.1 EVBU and BUFFALO

For EVBU boards, the RESET code in the 68HC11's BUFFALO on-board monitor checks the value of port E, bit 0, when deciding whether to execute BUFFALO or to start execution of code in the on-board EEPROM. For normal BUFFALO operation, you must link port E, bit 0 to GROUND.

G.1.2 F1 and RMIT/CSE BUFFALO

For F1 boards running the RMIT/CSE BUFFALO, a user RESET facility is implemented by using the top 4 bytes of EEPROM for the user RESET vector. At startup, the RMIT/CSE BUFFALOchecks if the word at memory locations \$EFFE/\$EFFF is equal to the complement of memory locations \$EFFC/\$EFFD. If these words sum to \$FFFF, the system assumes that the word in memory locations \$EFFE/\$EFFF is the desired execution start address.

Associated with this change to RESET is the provision of code that is callable by a user writing their own RESET handler. See source file embedded.asm, provided with the BUFFALO source files, for an example of creating your own RESET code.

G.2 Recovering from BULKALL with RMIT/CSE BUFFALO

If you execute the BUFFALO command to bulk erase all of the internal EEPROM memory in the 68HC11F1, your system loses its configuration (CONFIG) that allows it to execute BUFFALO from external EPROM i.e. your system no longer boots up! A recovery for this problem is built into BUFFALO by taking advantage of the *expanded special test* mode which uses reset vectors located at {\$BFFE/\$BFFF}. Locate the JP3 jumper on the F1 board. Jumper JP3, reset the board (you should see a BUFFALO prompt), remove the JP3 link, and reset the board a final time. The system should now be reconfigured.

If this does not work, then you may wish to try the reconfiguration mode that loads a program into the $68\mathrm{HC}11$ via bootstrap mode — see

http://mirriwinni.cse.rmit.edu.au/~phillip/f1/reconfig.

G.3 Enabling TRACE in BUFFALO

If you wish to use BUFFALO's built-in TRACE command, then you need to link the XIRQ signal to the OC5 signal on line PA3.

G.4 Setting A/D voltage range

The 68HC11 has input pins that allow the A/D voltage range to be set (i.e. you can specify what voltages correspond to A/D output \$00 and \$FF).

G.5 Mode setting for expanded mode

The 68HC11 has two mode selection signals. The setting of MODA=1,MODB=1 results in the A8 and E series 68HC11 operating in "expanded mode" where the CPU can access an external memory system in parts of the memory map not occupied by internal memory such as ROM or EEPROM or memory mapped IO devices. Also, note that signal MODA goes low on every opcode fetch (which could easily be gated with an external RAM access to produce a signal suitable for generating the XIRQ signal for *smart* user program tracing).

G.6 Summary of Port Signals used by BUFFALO

- 1. Serial Communications: PD0 and PD1 are in use (often connected to an RS232 interface IC such as MAX232). If you need direct access to these parallel IO pins on port D, disable the SCI peripheral and set the data direction register in the usual way.
- 2. BUFFALO Instruction Trace/Single Stepping: PA3 may be connected to the CPU XIRQ signal to allow BUFFALO to provide single stepping capability. To regain *full* access to port A, your program needs to disable the settings made to timer 1 by the BUFFALO trace facility. Use the following code fragment:

```
REGBS EQU $1000 ; base address of onboard peripheral reg.

TCTL1 EQU REGBS+$20 ; timer control register 1

clr TCTL1 ; disable timer 1 PA3 control (buffalo TRACE)
```

If you wish to use PA3 on a 68HC11 system with BUFFALOEVBU, you must ensure that PA3 is not connected to the XIRQ line.

3. Boot Program: for the EVBU, signal PE0 is used to select the program executed at RESET.

H 68HC11 Net Resources

Some current sites that provide resources are:

- http://mirriwinni.cse.rmit.edu.au/~f1 documentation and software for the University of Wollongong 68HC11F1 system;
- http://mirriwinni.cse.rmit.edu.au/~phillip/intro2up provides the lectures titled "Introduction to Microprocessor Systems", based on the 68HC11;
- http://mirriwinni.cse.rmit.edu.au/~phillip/f1 additional information including F1 board construction details, BUFFALO monitor source code and S19 code (with Makefile), and mirrors of useful Motorola on—line manuals;
- Fred martin from the MIT Media Laboratory provides an interesting assortment of material, some related to the 68HC11 and mobile robots, at http://fredm.www.media.mit.edu/people/fredm;
- ftp://mirriwinni.cse.rmit.edu.au/pub/uP/68HC11 a collection of material taken from other sites;
- ftp://mirriwinni.cse.rmit.edu.au/pub/uP/68HC11.local a collection of tools, source files, and other information used locally;
- ftp://mirriwinni.cse.rmit.edu.au/pub/uP/FAQ/ contains a recent 68hc11 micro-controller FAQ posted on the net, and also a micro-controller primer;
- ftp://mirriwinni.cse.rmit.edu.au/pub/uP/8-bit-chips source code for a collection of 8bit μprocessors, including the UNIX source for the as11 used locally on SunOS and FreeBSD systems (should compile on any system with the GNU gcc compiler);
- ftp://ftp.ee.ualberta.ca/pub/motorola/68hc11 and http://www.mcu.motsps.com/download/index.html where Motorola public domain tools and other contributed software is kept, including language systems such as forth, integer BASIC and a PC-hosted small-C;
- ftp.ai.sri.com:/pub/konolige/ICn-v1-2b.tar.gz which is the current ICn source distribution.

I 68HC11 Overview




Figure 2: 68HC11 Functional Blocks.

Note that the F1 series 68HC11 provides all port A lines with bidirectional IO capability.